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Abstract
Renewable energy is developing rapidly and gaining more and more commercial
viability. High reliability of the generation system is essential to maximize the
output power. The power inverter is an important unit in this system and is
believed to be one of the most unreliable parts. In the case of wind power
generation, especially in off-shore wind, when the system reliability requirement
is high, a technique to predict the inverter lifetime is invaluable as it would help
the inverter designer optimize his design for minimal maintenance.
Previous researchers studying inverter lifetime prediction, focus either at device
level such as device fatigue damage models, or at system level which require
experimental data for their selected device. This work presents a new method
to estimate the inverter lifetime from a given mission profile within a reasonable
simulation time. Such model can be used as a converter design tool or an on-line
lifetime estimation tool after being configured to a real converter system.
The key contribution of this work is to link the physics of the power devices to a
large scale system simulation within a reasonable framework of time. With this
technique, the system down time can be reduced and therefore more power can
be generated. Also, the failure damage to the system is avoided which reduces
the maintenance cost. A power cycling test is designed to gather the lifetime
data of a selected IGBT module. Die-attach solder fatigue is found out to be the
dominant failure mode of this IGBT module. The accuracy of widely accepted
Miner’s rule, which accumulates damage linearly, is discussed and a nonlinear
accumulation method is promoted to predict the lifetime of power inverters.
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Chapter
1 Introduction
1.1 Energy Security and Low-carbon Society
The development of human society is highly reliant on energy. Fig. 1.1 shows that in 2008,
78% of the worlds total energy consumption was generated from fossil fuels [5]. Throughout
recent history, the demand and consumption of fossil fuels has lead to many problems, such
as air pollution and global warming. Furthermore, fossil fuels are finite resources which
eventually will dwindle and become too expensive. The key to overcome these problems is
to find alternative energy sources which are inexhaustible and environmentally friendly.
Nuclear as an alternative option is becoming more and more important. 439 nuclear
power plants were installed in 31 countries upto and including 2008 and generate 2.8% of
the worlds energy [6]. Nuclear power plants use the controlled nuclear fission rods to heat
water and produce steam to drive the turbine. However, the debate about whether nuclear
should be used as an energy source grows with installed capacity. Proponents suggest that
nuclear power is a sustainable energy source which produces no conventional air pollution,
such as green-house gases. They claim that the risk of the nuclear leakage is small and
can be reduced by improving the technology. Opponents believe that nuclear power plants
1
1.1 Energy Security and Low-carbon Society
Figure 1.1: Energy consumption from different sources in 2008.
bring many threats to the people who live around them. In fact, there have been a number
of serious nuclear accidents, for example the Chernobyl disaster in 1986, which caused a
great deal of damage to the global environment and human health. The most recent nuclear
accident is the Fukushima disaster in Japan on the 11th March 2011, which cause huge
damage to Japan’s environment and economy. These accidents support the opponents’ view
and have caused a global recession in nuclear power.
Renewable energy is the energy which comes from natural sources, such as sunlight, wind,
geothermal and tide which are naturally replenished. Therefore renewable energy does not
have a generation limit and so are environmentally friendly. Furthermore, these energy
sources could supply enough power for human society if they can be harnessed efficiently.
Globally, about 1700TW of solar power is theoretically available over land for Photovoltaics
(PV), which means even the capture of 1% of this power would supply more power than
we currently need [6]. The available wind power globally is about 72TW, which is 5 times
the worlds total power production [7]. However, the installed solar PV capacity was only
21GW and wind power capacity was 159GW in 2009 [5]. Fig. 1.2 shows some examples of
renewable energy power plant. Clearly, renewable power plant can be built in desert or ocean
where the environment is too severe for mankind to live. Therefore they will not affect the
human’s living space. In this case, high system reliability is required since the maintenance
2
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(a) Solar energy power plant (b) Offshore wind farm
Figure 1.2: Examples of renewable energy power plant
cost will be relevantly high, due to limited access.
Although the market share of solar and wind energy only accounts for 0.7% of the total
power consumption, it is growing very rapidly and gaining more and more attention from
both researchers and business. Grid connected solar PV has grown by an average of 60%
each year for the past decade while wind power capacity has grown at 27% annually for
the past 5 years. The annual global investment in new renewable capacity reached 150
billion United State dollars (USD) in 2009 [6]. After the Kyoto summit in 1997, most of
the worlds major countries committed to change the ways they used and supplied energy
to limit the emission of green-house gases. Acts were passed by governments to legally
constrict greenhouse gas emission, for example, UK’s climate change act in 2008. However,
the development of renewable energy is still highly government driven because the cost of
energy generated from renewable sources is still higher than that from fossil fuels. Clearly,
increasing the reliability of energy generation systems is a direct method of reducing the
operation and maintenance cost. After all, the development potential of renewable energy
is huge and more technical efforts is required.
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1.2 The Role of Power Electronics in Energy Efficiency
The electrical energy from renewable sources normally cannot be despatched by the grid
directly. In the case of wind power system, the frequency and voltage of the electricity
generated by wind turbine changes as the wind speed varies. Energy conversion is required
to modify the generated electricity to the grid frequency and voltage. Power converters
are installed to accomplish this task because of their high efficiency, normally higher than
90%. Unlike classical electronics, power electronics process power rather than information.
Nowadays, power electronic devices can be found in almost all electrical applications like
mobile phone, traction, satellite, wind turbines and so on. At least 25% of all generated
power passes through some form of power electronic system before being utilised [8].
Power electronic technology was originally developed at the beginning of 20th century
when the mercy arc valve, the first high power electronic device, was invented. Mercury arc
valves were widely used to convert AC to DC until the 1960s when high voltage semicon-
ductor devices like silicon diode and thyristor were developed. Metal Oxide Semiconductor
Field-Effect Transistor (MOSFET) has become commercially available in 1976. With the
advantage of both high switching frequency and controllable turn-off, they are widely used
in many electrical applications. However, MOSFET is a unipolar device which faces the
tradeoff between voltage blocking capability and on-state resistance. The insulated Gate
Bipolar Transistor (IGBT) was invented to overcome this limitation. The voltage rating of
an IGBT module, which is commercially available now, is up to 6500V. Fig. 1.2 shows the
example of current available IGBT module and its basic structure.
After 100 years of development, the family of power electronic device contains a range of
products, as shown in Fig 1.4. Thyristors are used in high power and low switching frequency
applications such as the high voltage direct current (HVDC) Grid. It can be seen that the
switching frequency of an IGBT is much higher than that of the thyristor therefore it is
widely used in motor control applications. MOSFETs, whose switching frequency is even
4
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(a) IGBT module
Cu Base Plate
Die attach
DBC attach
DBC
Chip
Chip Metal
Al bonding wire
(b) structure of packaging
Figure 1.3: IGBT module and different layers of packaging
higher, are typically used in the power supply for portable devices. In the case of renewable
energy, higher switching frequency and power capacity devices are preferred to limit the
harmonics and convert higher power levels. Due to these requirements, IGBT is preferred
device for renewable applications.
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Figure 1.4: Typical example of power electronics and their applications.
1.3 Overview of Reliability Problems
Reliability is often defined as the ability of a device to fulfill its intended function during an
interval of time [9]. Today, reliability engineering is applied to many products as failure can
causes catastrophic consequences such as aircraft accidents. Even some small failures, such
as the failure of a mobile phone, are a nuisance and could give the company that produces it
a bad reputation. According to an industry based survey in 2009 [10], the converter is one of
the most unreliable parts of an electrical system operating in a harsh environment, such as
wind turbine. The cost of converter failure and maintenance is high in the case of off-shore
operation due to the inaccessibility of the system. The system reliability can be greatly
increased by replacing devices before they fail. Therefore the reliability of the converter is a
critical issue.
The reliability of most products has often been represented by an idealised plot called a
6
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Figure 1.5: Idealized bathtub curve.
bathtub curve shows in Fig. 1.5. This curve consists of three regions: infant mortality, useful
life and wear out. In the first region, failure is mainly caused by manufacturing defects or
poor workmanship. The defective products tend to fail early, so the failure rate decreases
with time. The failure rate reaches a constant level in the useful life region, where the failures
observed are considered as random failures. In the last region, the products start wearing
out and consequently the failure rate begins to rise as they experience more stresses.
Availability of a system over its life cycle is considered as a factor of system reliability. It
is defined as the percentage of time when system is operational over its designed life cycle.
Availability is the goal of most system users and could be increased by either improving
reliability or reducing the Mean Time To Repair (MTTR) according to Eqn. 1.1. The
early failure can be detected by the burn in test before leaving the factory to improve the
device reliability. Estimating the devices lifetime, detecting their wear out region and then
replacing the potential faulty devices could help optimise the maintenance to reduce the
MTTR hence greatly increase the system availability, especially in the case of off-shore wind
power generation as shown in Fig. 1.2 due to the inaccessibility of the system.
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Availability =
Mean T ime Between Failure(MTBF )
MTBF +MTTR
(1.1)
Generally, there are four methods which are used to evaluate the lifetime of a power
module [11]. They are the qualification procedure, theoretical calculations, field failure
experiences, and the physics of failure method. Qualification procedure refers to a standard
test with defined conditions. The test condition normally defined by international standard
organisations, such as IEC, for a specific industry sector. The product that passes these
tests are considered reliable. This method is simple for companies since no study is needed.
However, this method normally only gives the general conditions and do not takes the
application into account. Therefore its accuracy is not guaranteed.
Theoretical calculation refers to the estimation of reliability based on the accelerated
tests and statistical models. The test results are fitted to a predefined statistical models and
then extrapolated to the field conditions to give an estimation of the failure rate. The ratio of
lifetime between the normal use level and higher test stress level is termed acceleration factor
(AF) [12] . For the package failures, the lifetime is determined by cyclic thermomechanical
stress, the Coffin-Manson equation is widely used to estimate the number of cycle to failure
Nf , as shown in Eqn. 1.2. Where b and C are constants that fitted from accelerated test
results. In this case, the AF could be given by Eqn. 1.3, where Tjn is the field IGBT
junction temperature cycle and Tja is the acceleration IGBT junction temperature cycle.
This method is widely used to give the reliability estimation. However, its drawback is the
difficulty in collecting data as well as the failure mechanisms at different operation condition
might be different.
Nf =
(
C
∆Tj
)b
(1.2)
AF =
(
∆Tja
∆Tjn
)b
(1.3)
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The field failure experience involves the failure data collection and analysis. Although
this method gives accurate reliability estimation, it is unrealistic to carry out since the
difficulty of data collection. Furthermore, it is not suitable for estimating the reliability of
new technology since this means test the new product in field condition. For example a
product with designed lifetime of 40 years, it is impossible to take this test.
The reliability estimation of the above three methods are based on the test or field
data, no actual physics of failure mechanism is considered. While the physics of failure
method [13, 14], which is developing rapidly in recent years, refers to the estimation of the
device reliability based on the root cause of the failure process. This method requires a
good understanding of the failure mechanisms, including the device material properties,
the damage initiation, accumulation and propagation. Physics based failure models for
different failure mechanisms are built to estimate the remaining lifetime of the device. In
order to obtain an accurate reliability estimation in the field conditions, the mission profile is
generated and used as the input of the lifetime damage simulation. The mission profile refers
to a set of typical operational conditions that the device experienced during field operation.
There are various failure modes for IGBT modules, two of the most commonly observed
ones are both packaging failures: bond wire damage, as shown in Fig. 1.6(a), and die-attach
solder fatigue, as shown in Fig. 1.6(b). Fatigue is a process leading to the failure which is
caused by repeated stress cycles below the tensile strength of the material [3]. Both failure
modes are caused by the temperature cycling during operation and the thermal expansion
coefficient (CTE) mismatch between adjacent layers. Therefore IGBT junction temperature
Tj is one of the critical factors for lifetime estimation. However, Tj is difficult to measure
during operation since the chip is buried in the module package. A possible option is to build
an accurate electrothermal model to calculate the junction temperature during operation.
9
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(a) Bond wire lift off [15]
(b) Die attach solder crack [16]
Figure 1.6: Two common failure mechanisms.
1.4 Scope of the Thesis
Previous researchers studying inverter lifetime prediction focus either at device level such as
device fatigue damage models [4, 17], or at system level [18, 19], which lack of experimental
reliability data for their selected device. This work investigates a new lifetime prediction
framework, as shown in Fig. 1.7, to obtain an estimation of inverter lifetime in a large scale
system simulation within a reasonable time estimation. Basically, there are three layers in
this framework: device switching model, converter electrothermal model and lifetime damage
model.
An introduction of some background knowledge is necessary in order to understand the
10
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Figure 1.7: Framework of lifetime damage model.
lifetime damage model better. The device switching model used in this work is physics based
Fourier series solution model [20, 21]. Therefore, chapter 2 introduces some basic physics
of power semiconductor devices and their modelling techniques. Several basic problems
are discussed, such as the principles of semiconductor devices, how temperature affect the
behavior of the power device, and the principles of the physics based model.
Chapter 3 first introduces the current packaging technology of power modules. Different
structures for the modern power module are introduced as well as their advantages compared
with the older technology. Then it focuses on discussing the failure mechanisms of power
modules. Die-attach solder fatigue and bond wire lift off is considered as the two main
failure mechanisms that lead to the failure of a power module. The thermomechanical stress
caused by the junction temperature cycling and the coefficient of thermal expansion (CTE)
mismatch between adjacent layers is the main reason for the fatigue failure. The available
models to express the reliability of these failure mechanisms are discussed in detail. Other
failure mechanisms are briefly introduced at the end of this chapter.
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Junction temperature is difficult to measure directly during inverter operation since the
IGBT chip is buried in the power module. Therefore, it is desired to build a model that
could simulate the junction temperature according to the operating conditions. Chapter 4
explains the detail of the inverter electrothermal model. In order to fit the physics based
model to the selected IGBT module, a careful parameter extraction sequence is needed to
ensure the simulation results match the experimental curves at different temperatures. A
two-step parameter extraction method for the device models is introduced whose accuracy
at different temperatures is shown in a previous paper [22]. Although the selected device
switching model runs faster than finite element method (FEM) models, it still takes two to
three seconds to simulate one switching event, which makes it impossible to apply directly in
a large scale system simulation. Look-up-tables (LUTs) of the device switching loss, which
can be generated by running the device switching model at different currents, voltages and
junction temperatures, are used to overcome this problem. The IGBT and diode conduction
loss LUTs are created from the device forward IV characteristics. During inverter simulation,
these LUTs are interpolated to obtain the device power loss according to its operating
conditions. Thermal models of the IGBT module and heatsink are extracted experimentally
from their warming curves. IGBT junction temperature can then be obtained with the
device power loss and thermal networks.
The lifetime data of most IGBT modules are not available publicly. Therefore, a power
cycling rig is designed and built to test the selected modules and gather their lifetime infor-
mation. Due to the differences between individual modules, multiple samples are required
for each test condition. The IGBT on-state voltage drop (Vce) and thermal resistance be-
tween IGBT junction and case (Rjc) are the indicators of module degradation, hence they
are monitored throughout the power cycling test. Chapter 5 explains the principles of the
power cycling test, which includes the design of the rig and analysis of the experimental
data.
The module fatigue damage model fitted from power cycling data could only estimate
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the device lifetime with a known constant junction temperature swing. However during field
operation, it is impossible to keep the junction temperature cycles constant. To link the field
junction temperature profile with the IGBT lifetime, a cycle counting method is needed to
decompose the temperature profile into elementary cycles characterised by their amplitudes.
Furthermore, a method to accumulate the damage for each temperature cycle is also required.
Chapter 6 first introduces the weibull reliability analysis method and compares the fatigue
damage model extracted from experimental data with other researcher’s results. Then it
reviews some cycle counting methods and discusses their pros and cons. Rainflow cycle
counting method is selected and explained in detail. Different damage accumulation methods
are introduced and discussed. Although Miner’s law is widely used for design engineers, its
accuracy is questionable in many applications. As fatigue damage accumulates, the thermal
resistance of the solder joint increases, which will lead to a higher IGBT junction temperature
and accelerate the damage process. Hence a feedback loop can be added to update the
temperature profile regularly and improve the performance of the linear method, as shown
by the doted line in Fig. 1.7. Both the power cycling results and the crack propagation
theory indicates that the damage accumulation process accelerates when the device is heading
towards the end of its lifetime. A nonlinear damage accumulation method first proposed by
Marco and Starkey [23] is introduced. Its principle and validity are discussed in detail.
Chapter 7 describes an application of the inverter lifetime damage model in wind power
system. The lifetime of the grid connected voltage source inverter is estimated according to
a wind speed profile based on real time measurements. First, the topologies of wind power
generation system are reviewed. The full rated power semiconductor scheme is selected
for simplification. The control strategy of the inverter is then studied and discussed in
detail. The simulated junction temperature profile is counted by the rainflow code and then
accumulated by different accumulation methods. The Miner’s law gives the least conservative
results while the nonlinear method provides the most conservative estimation.
Finally, conclusions and possible future development are addressed in chapter 8.
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Chapter
2
Power Electronics Physics and
Modelling Technique
As discussed in chapter 1, Tj is a critical parameter for the lifetime estimation of power
converters. However, Tj is difficult to measure directly during converter operation, since
the IGBT chip is buried inside the module package. A possible approach is to build an
accurate electrothermal model to calculate Tj from simulation. In order to obtain accurate
simulation results under different operating conditions, physics based device models are
selected to generate the switching power losses. Therefore it is essential to understand the
principles of semiconductor devices. This chapter starts with the basic physics of power
electronic devices, and then reviews the current available device models. Finally, the effects
of temperature on the semiconductor devices are discussed.
2.1 Basic Physics of Power Electronic Devices
Silicon (Si) has been widely used in commercial electronic devices. Although new materials
have been proposed to have better performance, such as silicon carbide (SiC) and gallium
nitride (GaN), silicon devices still dominate the market because of their advantages in price
and well developed production technology. Therefore, the power electronic devices mentioned
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in this thesis refer to Si based devices and the device model used in this work is designed for
Si based devices. The major properties of Si based devices are detailed in this section.
2.1.1 Conduction Processes in Silicon
Electrical current can flow in a material if there are charge carriers that are free to move
when electric field is applied. Therefore the electrical conductivity of a material is determined
by the density and mobility of its free carriers. This subsection will explain the free carrier
creation and recombination mechanisms as well as their movements to form electrical current
in Si.
2.1.1.1 Free carriers: Holes and Electrons
There is a forbidden energy range in which allowed states cannot exist for all semiconductors.
The energy regions above the gap are called conduction bands (Ec) while the those below
the gap are called valence bands (Ev). The energy difference between the lowest Ec and the
highest Ev is called the bandgap (Eg), which is one of the most important parameters in
semiconductor physics. Each Si atom has four outer electrons, which are normally shared
with adjacent atoms to form covalent bonds. The bandgap can be thought of as energy
needed to break the covalent bond. The covalent bonds could be broken by the energy carried
by the Si atom due to its random thermal motion when temperature is above 0 K, which is
known as thermal ionisation. The thermal energy of a atom increases as temperature rises
hence the bandgap decreases in the same time. The variation of bandgap with temperature
can be expressed by Eqn. 2.1 [24]. Where Eg(0) is the bandgap at 0 K, a and b are constants
given as: Eg(0) = 1.169 eV, a = 4.9× 10−4 eV/K, b = 655 K. The bandgap for Si is 1.12 eV
at room temperature.
Eg(T ) = Eg(0)− aT
2
T + b
(2.1)
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When a covalent bond breaks, a free hole as well as a free electron is created. In intrinsic
Si, the thermal ionisation mechanism generates an equal number of electrons and holes. The
thermal equilibrium density of electrons and holes, (ni), is given by Eqn. 2.2 [25]. Where q
is the magnitude of the electron charge, k is Boltzmann’s constant, T is the absolute tem-
perature and C is a constant of proportionality. At room temperature, ni ≈ 1010cm−3 in Si,
which is too low for conducting electrical power efficiently. One advantage of semiconductor
is that it can be doped with different types of impurities in various concentration to control
its resistivity. The appropriate impurities for Si are elements from the third and fifth column
of the periodic table, such as boron and phosphorous.
n2i = C · T 3 · exp(
−qEg
kT
) (2.2)
Fig. 2.1 shows the basic bond structures of Si doped with boron and phosphorous.
Phosphorous has five valance electrons which are available for bonding with other atoms in
a crystal. When it replaces one Si atom in a Si crystal, a negative charged electron is donated
to the lattice and became a free carrier. Hence the phosphorous atom is called a donor. In
the Si lattice, doped with phosphorous, electrons become more numerous than holes and
are called majority carriers. This type of doped Si is termed n-type Si. Boron has only
three valance electrons, thus an additional electron is needed to bond with four neighboring
Si atoms when boron is introduced into a Si crystal. When a boron atom captures the
needed electron from the Si lattice, an hole is created consequently. In this case, the electron
concentration becomes less than the hole concentration and are called minority carriers. This
type of Si is called p-type Si.
The doping concentration of impurities in semiconductor devices are normally between
1015 - 1018 cm−3. Lightly doped n-type Si, which normally termed as n-, has a doping
concentration between 1013 - 1014 cm−3. This type of Si is commonly used as the drift region
of high power devices. As the impurity density is much less than the density of Si atoms,
its presence will not affect the thermal ionisation process in Si, which means the product of
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Figure 2.1: Silicon lattice dope with phosphorous (n-type) and boron (p-type).
the thermal equilibrium electron density (n0) and the thermal equilibrium hole density (p0)
are still equal n2i , as shown in Eqn. 2.3.
p0n0 = n
2
i = C · T 3 · exp(
−qEg
kT
) (2.3)
The positive charge density is the sum of p0 and the ionised donor density Nd, while the
negative charge density is the sum of n0 and the ionised acceptor density Na. Hence Eqn.
2.4 holds because of the space charge neutrality.
p0 +Nd = n0 +Na (2.4)
According to Eqns. 2.3 and 2.4, the electron and hole density can be calculated from the
doping density. The intrinsic carrier density in Si lattice is lower than 1012 cm−3 when the
temperature is less than 150  [26]. This is much lower than the impurity density. Hence
the free carrier density can be considered approximate to the doping concentration. In the
case of n-type Si, n0 and p0 can be estimated from Eqns. 2.5 and 2.6 respectively. Equivalent
equations can be applied to p-type Si as well. From Eqn. 2.6, it is clear that the minority
carrier density is proportional to the square of the intrinsic carrier density, hence is strongly
17
2.1 Basic Physics of Power Electronic Devices
Ec
Ev
Photon emission
Auger process
(electron)
Auger process
(hole)
Et
σn
σp
Band-to-band recombination Single-level trap recombination
Energy
Figure 2.2: Recombination mechanisms.
temperature dependent.
n0 ≈ Nd (2.5)
p0 ≈ n
2
i
Nd
(2.6)
2.1.1.2 Recombination
The last section introduced the free carrier creation mechanisms in Si, however, mechanisms
for the disappearance of them must exist to maintain the thermal equilibrium condition. Such
mechanisms are called recombination. Generally, there are two different mechanisms for free
carriers to recombine, termed as band-to-band recombination and bulk trap recombination
as shown in Fig. 2.2. Where σn and σp are the electron and hole capture cross sections
respectively.
When an electron is displaced from the conduction band to the valence band and re-
combines with a hole, its energy can be conserved by emission of a photon or by transfer
to another free carrier. The former process is called radiative process, while the latter is
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termed Auger process. These two processes belong to band-to-band recombination. When a
free carrier is captured by a bulk trap in the Si lattice, it also can be considered as a disap-
pearance of free carrier. This process is termed bulk trap recombination. The density and
energy of bulk traps are Nt and Et respectively. Et normally present within the bandgap,
Nt is normally around 10
14 cm−3 in Si lattice [26].
The band-to-band recombination rate Rb is proportional to the product of electron and
hole densities as shown in Eqn. 2.7. where Rbc is the recombination coefficient which is highly
temperature dependent. The typical value of Rbc for Si at room temperature is around 10
−15
cm3/s. The net band-to-band transition rate Ub is defined as the different between the band-
to-band recombination and generation rate Gth, as shown in Eqn. 2.8. It is clear that Ub is
zero at thermal equilibrium.
Rb = Rbcpn (2.7)
Ub = Rb −Gth = Rbc(pn− n2i ) (2.8)
Under low-level injection, the excess carrier densities ∆p = ∆n are lower than the major-
ity carrier density which can be approximated as Nd in the case of a n-type Si. The minority
density is then pn = pn0 + ∆p. Therefore, Ub can be approximated according to Eqn. 2.9,
with the minority carrier lifetime defined by Eqn. 2.10. Equivalent equations holds in the
case of p-type Si.
Ub ≈ Rbc∆pNd = ∆p
τbp
(2.9)
τbp =
1
RbcNd
(2.10)
Under high-level injection when the excess carrier densities are higher than the majority
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carrier density, both the hole and electron densities can be approximated as the excess carrier
densities. Hence the excess carrier lifetime can be estimated according to Eqn. 2.11. It is
clear that the lifetime limited by the band-to-band recombination decreases as the excess
carrier density rises. This can be explained as that the probability of the carrier interaction
increases as its density rises.
τbHL = τbn = τbp =
1
Rbc∆n
(2.11)
The net bulk trap transition rate can be described by the Shockley-Read-Hall statistics
as shown in Eqn. 2.12 [27]. Where p and n are the densities of hole and electron respectively,
vth is the thermal velocity which is given by Eqn. 2.13 [24], mc is the conductivity effective
mass, Ei is the Fermi level energy of the intrinsic semiconductor, which generally lies very
close to the middle of the bandgap. It is clear that only the bulk traps whose energy are
near the middle of the bandgap are effective recombination. Considering only these traps,
Eqn. 2.12 can be reduced to 2.14.
Ut =
σnσpvthNt(pn− n2i )
σn[n + ni exp(
Et−Ei
kT
)] + σp[p+ ni exp(
Et−Ei
kT
)]
(2.12)
vth =
√
3kT
mc
(2.13)
Ut =
σnσpvthNt(pn− n2i )
σn(n+ ni) + σp(p+ ni)
(2.14)
For low-level injection in n-type Si, the net bulk trap transition rate can be simplified as
shown in Eqn. 2.15. The carrier lifetime due to bulk trap recombination is defined by Eqn.
2.16. In the case of high-level injection, Eqn. 2.14 can be further reduced to 2.17 and the
excess carrier lifetime is then defined by Eqn. 2.18. It is clear that the lifetime due to trap
recombination increases with the injection level.
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Ut =
σnσpvthNt[(pn0 +∆p)n− n2i ]
σnn
≈ σpvthNt∆p (2.15)
τtp =
1
σpvthNt
(2.16)
Ut ≈ ∆nσnσpvthNt
σn + σp
(2.17)
τtHL =
σn + σp
σnσpvthNt
= τtp + τtn (2.18)
From the above discussion, it is obvious that the bulk trap recombination is the dominant
mechanism when the injection level is low, while the band-to-band recombination is the
dominant mechanism under high-level injection.
The excess carrier lifetime is one of the most important parameters for bipolar power
devices. Increasing the lifetime will lead to a higher stored charge density in the drift region.
This could cause the decrease of on-state voltage drop but with the sacrifice of switching
speed. Hence control of lifetime is desired in the fabrication of devices for different appli-
cations. Two commonly used lifetime control methods are injection of gold and electron
irradiation [24]. The energy level of gold atom trap is close to the middle of the bandgap.
They become efficient recombination centers when injected into Si. Therefore, the lifetime
decreases with the increasing gold doping density. In the case of high energy electron irra-
diation, electrons penetrate deeply into the Si and damage the lattice. The imperfections of
crystalline lattice act as recombination centers and can be controlled by varying the irradi-
ation level.
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2.1.1.3 Drift and Diffusion
The current flows in a semiconductor is the sum of the net flow of holes in the direction
of the current and the net flow of electrons in the opposite direction. The free carriers can
move via two mechanisms, drift and diffusion.
When an electric field is applied across a semiconductor, the free carriers are accelerated
by the field. Holes move toward the negative pole, while electrons move toward the positive
pole. Such movements are called drift. The velocity with which they move is termed drift
velocity and is proportional to the strength of the electric field E , as shown in Eqn. 2.19.
Where µ is the carrier mobility.
vd = µE (2.19)
Carrier mobility is an important parameter for power semiconductor devices, since it
directly affects the conductivity of the semiconductor. In Si, it is significantly affected
by the carrier scattering caused by acoustic phonons and ionised impurities. The acoustic
phonons are caused by lattice vibrations which decrease with decreasing temperature. The
impurity scattering effect is caused by the interaction between a free carrier and the added
impurities due to Coulomb scattering. The carrier mobility can be approximated according to
Matthiessen rule, Eqn. 2.20, by combining the influences from different sources of scattering.
Here µl is the mobility if only acoustic phonon scattering is present and µi is the mobility
under the effect of ionised impurities.
µ = (
1
µl
+
1
µi
) (2.20)
The mobility decreases with the effective mass according to the equations in [24]. The
current due to carrier drift under electric field is given by Eqn. 2.21. Where E is the applied
electric field, µn is the electron mobility, and µp is the hole mobility.
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Jdrift = nqµnE + pqµpE (2.21)
Diffusion is caused by the variation in spatial density of the free carriers. The nonuniform
distribution of carriers may be caused by a variation in doping density or the excess carrier
injection from a junction. The carriers tend to move from regions of higher concentration
to regions of lower concentration due to its random thermal velocity. The flow of carriers is
proportional to the concentration gradient and can be expressed by the Fick’s law, as shown
in Eqn. 2.22 which takes electrons as an example. The equivalent equations can be applied
to holes as well. The current component due to diffusion hence can be given by Eqn. 2.23.
dn
dt
|x = −Dn dn
dx
(2.22)
Jdiffusion = Jn + Jp = qDn
dn
dx
− qDp dp
dx
(2.23)
Where Dn andDp are the electron and hole diffusion constant, respectively. The diffusion
constants and mobilities are related by the Einstein relation, which is given by Eqn. 2.24.
At room temperature (300 K), kT/q = 0.026 eV.
Dp
µp
=
Dn
µn
=
kT
q
(2.24)
Therefore, the total current density which consists of both drift and diffusion of free
carriers can be given by Eqn. 2.25. Here EFn and EFp are quasi Fermi levels for electrons
and holes, respectively.
Jcond = Jn + Jp = qµn(nE +
kT
q
dn
dx
) + qµp(pE +
kT
q
dp
dx
) = nµn
dEFn
dx
+ pµp
dEFp
dx
(2.25)
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2.1.2 PN Junction
2.1.2.1 Thermal Equilibrium
The PN junction is the fundamental building block of nearly all power semiconductor devices.
It is formed when a p-type region is adjacent to an n-type region. When a PN junction is
formed, the majority carriers on either side of the junction will diffuse across it to the opposite
side, where their density is much lower. The diffusion process will lead to the formation of
space charge layers on both sides of the junction. Consequently an electric field is formed
which retard the diffusion process by pushing the electrons back to n-type side and holes to
p-type side. An equilibrium is reached when the effect of electric field counterbalanced with
the diffusion and the total conduction current is zero. Hence Eqn. 2.25 can be expressed in
the case of electrons, as shown in Eqn. 2.26. This means in thermal equilibrium condition,
the quasi Fermi level must be constant throughout the sample.
Jn = nµn
dEFn
dx
= 0 (2.26)
Fig. 2.3 shows a step PN junction with Na > Nd. The total negative charge in p-side
must equal to the total positive charge in n-side according to thermal equilibrium condition,
as shown in Eqn. 2.27. Since the doping concentration in p-type region is higher than that
in n-type region, the depletion layer width in n-type region WDn must be longer than that
in p-type region WDp.
NaWDp = NdWDn (2.27)
Poisson’s equation expresses the potential with the distribution of charge density. Eqn.
2.28 can be obtained by applying the Poisson’s equation in the PN junction and assuming
the charge density only varies one dimensional. Here, ε is the dielectric constant of Si
(1.04× 10−12 F/cm), ρ(x) is the total charge density distribution along x coordinate.
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Figure 2.3: PN junction in thermal equilibrium. (a) Space charge distribution. (b) Electric
field distribution. (c) Potential distribution.
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− d
2ψ
dx2
=
dE
dx
=
ρ(x)
ε
=
q
ε
[N+d (x)− n(x)−N−a (x) + p(x)] (2.28)
Assuming complete ionisation in the depletion layer and n(x) ≈ p(x) ≈ 0. Eqns. 2.29
and 2.30 can be deduced for the depletion layer in p-side and n-side, respectively.
d2ψ
dx2
=
dE
dx
≈ qNa
ε
(2.29)
− d
2ψ
dx2
=
dE
dx
≈ qNd
ε
(2.30)
Integrating Eqns. 2.29 and 2.30, the distribution of electric field can be obtained, as
shown in Eqns. 2.31 and 2.32. As shown in Fig. 2.3, the maximum electric field appears at
x = 0 and is given by Eqn. 2.33. The potential distribution can be obtained by integrating
Eqns. 2.31 and 2.32, as shown in Eqns. 2.34 and 2.35. Therefore, the potentials across
n-side and p-side can be found as Eqns. 2.36 and 2.37.
E (x) = −qNa(WDp + x)
ε
(2.31)
E (x) = −qNd(WDn − x)
ε
(2.32)
Emax =
qNdWDn
ε
=
qNaWDp
ε
(2.33)
ψ(x) =
qNa
2ε
(WDp + x)
2 (2.34)
ψ(x) = ψ(0) +
qNd
2ε
(WDn − x
2
)x (2.35)
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ψp = ψc =
qNaW
2
Dp
2ε
(2.36)
ψn = ψc =
qNdW
2
Dn
2ε
(2.37)
The contact potential could also be expressed as the area of the triangle shown in Fig.
2.3b. Therefore, the depletion layer width can be calculated by Eqn. 2.38. In the case of the
PN junction with Na ≫ Nd, the depletion layer width can be further reduced to Eqn. 2.39.
WD =
2ψc
Emax
=
√
2ψc(Na +Nd)ε
qNaNd
(2.38)
WD =
√
2ψcε
qNd
(2.39)
The contact potential caused by the electric field is given by Eqn. 2.40. In a silicon PN
juction with Na = Nd = 10
16 cm−3, the contact potential ψc = 0.72 eV at room temperature.
ψc =
kT
q
ln
NaNd
n2i
(2.40)
2.1.2.2 Forward and Reverse Bias
When an external voltage is applied across the PN junction, it appears mostly over the
depletion layer since the free carrier density in this region is much lower than the rest parts,
which means higher resistance. If the p-side is connected to the positive, the applied potential
opposes the contact potential hence reduces the width of the depletion layer. This is termed
forward biased PN junction, as shown in Fig. 2.4a. In the opposite case, the applied voltage
increase the contact potential and lead to the expansion of the depletion layer. Such junction
is named reverse biased PN junction, as shown in Fig. 2.4b.
The width of the depletion layer under applied voltage V (negative if the junction is
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Figure 2.4: PN junction and its minority carrier densities in each side when it is (a)
forward biased and (b) reverse biased.
reverse biased) is given by Eqn. 2.41. Here WD(0) is the depletion layer width under
thermal equilibrium, which was expressed in Eqn. 2.38. The maximum electric field under
this situation is given by Eqn. 2.42.
WD(V ) =WD(0)
√
1− V
ψc
(2.41)
Emax(V ) =
2ψc
WD(0)
√
1− V
ψc
(2.42)
In the case of reverse bias, the minority carrier density at the edge of depletion layer
become close to zero since any minority carriers appears in the depletion layer will be pushed
across the PN junction by the electric field. The minority carriers in the rest of the material
tends to diffuse toward the depletion layer due to the density gradients. Therefore a small
leakage current is formed and is termed reverse saturation current (Is). This current is highly
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temperature sensitive since the minority carrier density in the rest part of the material
increase significantly with temperature, as expressed by Eqns. 2.6 and 2.2 in the case of
holes in n-type Si. Therefore, Is needs to be considered when devices need to operate at
high temperatures.
It is clear that a forward bias voltage lowers the potential barrier and the carriers are free
to diffuse from the higher density side to the lower density side, for example the electrons
will diffusion from n-side to p-side, as shown in Fig. 2.4a. It leads to a huge increase in the
minority carrier densities adjacent to the depletion layer on both sides of the PN junction.
This mechanism is called excess carrier injection and affects the characteristics of bipolar
devices significantly, especially the switching behavior. The more excess carriers injected
into the n- drift region, the lower on-state voltage and the longer turn-off duration.
The injected minority carriers recombine with the majority carriers as they diffuse from
the PN junction, which causes its density to decrease exponentially with its diffusion distance,
as illustrated in Fig 2.4a. The diffusion length is given by Eqns. 2.43 and 2.44 for electrons
in p-side and holes in n-side, respectively.
Ln =
√
Dnτn (2.43)
Lp =
√
Dpτp (2.44)
The minority carrier density at the edge of the depletion layer, np(−WDp) and pn(WDn)
as shown in Fig. 2.4a, is given by Eqns. 2.45 and 2.46, respectively. Here, np0 and pn0 are
the thermal equilibrium electrons in p-type Si and holes in n-type Si, respectively.
np(−WDp) = n
2
i
Na
exp(
qV
kT
) ≈ np0 exp(qV
kT
) (2.45)
pn(−WDn) = n
2
i
Nd
exp(
qV
kT
) ≈ pn0 exp(qV
kT
) (2.46)
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When the forward bias reach its steady-state, the excess carriers recombination rate must
be the same as the rate they injected across the junction, known as the forward bias current
density (J). This equilibrium can be expressed by Eqn. 2.47. Where Qn and Qp are the
total excess carrier charge in p-side and n-side respectively, as shown in Fig. 2.4a. They can
be integrated from the known edge conditions given in Eqns. 2.45 and 2.46, since the excess
carrier density decreases exponentially with the diffusion distance, as shown in Eqns. 2.48
and 2.49 [24].
J =
Qn
τn
+
Qp
τp
(2.47)
Qn = qnp0[exp(
qV
kT
)− 1]Ln (2.48)
Qp = qpn0[exp(
qV
kT
)− 1]Lp (2.49)
The excess carrier density rather than the minority carrier density is used since only
excess carriers are contributing to the diffusion current. Substitute Eqns. 2.48 and 2.49 into
2.47, the forward bias current density can be expressed as 2.50.
J = q(
Dppn0
Lp
+
Dnnp0
Ln
)[exp(
qV
kT
)− 1] (2.50)
From Eqn. 2.50, it is clear that when the PN junction is forward biased, the current
density increases exponentially with the increasing voltage. While the PN junction is reverse
biased, the current density is not zero, as discussed in the beginning of this section. The
reverse saturation current can be expressed by Eqn. 2.51. From this equation, it is clear
that Is is almost independent of the reverse voltage. It is strongly temperature dependent
since both pn0 and np0 depend on the doping concentration and intrinsic carrier density ni,
which increases with temperature as discussed before.
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Is = q(
Dppn0
Lp
+
Dnnp0
Ln
) (2.51)
As the reverse voltage applied across the PN junction rises, the electric field will increase
and accelerate the free carriers to a higher velocity. The kinetic energy of the free carrier
increases squarely with the increase of its velocity. When its kinetic energy is high enough
to break the covalent bond of the lattice, more free carriers will be formed and this process
is termed impact ionisation. The newly liberated carriers can gain enough energy from the
applied field and break another covalent bond. Therefore a large number of free carriers, i.e.
large current, can be produced very quickly. This mechanism is called avalanche breakdown.
During the breakdown process, the reverse voltage is nearly constant while the current
increases dramatically, hence large amount of power is dissipated by the PN junction and
will destroy the device if the reverse voltage is not reduced immediately.
The electric field required for the avalanche breakdown is termed EBD and can be approx-
imately estimated by a simple model. Assuming all the kinetic energy free carriers gain from
the electric field are transferred to break the covalent bond, which minimum requirement is
the bandgap (Eg). Define the time between collision is tc, Eqn. 2.52 holds according to the
law of conservation of energy. Here, the term qEg is used as the energy required to break
the band because Eg normally given in the unit of eV. The value of EBD can be derived
from this energy equation and is shown in Eqn. 2.53. The typical breakdown electric field
for power devices measured in experiment is 200,000 V/cm. Its a very important parameter
that limits the reverse blocking capability of power devices.
qEg =
1
2
mv2 =
1
2
m(
EBDqtc
m
)2 =
E
2
BDq
2t2c
2m
(2.52)
EBD =
√
2Egm
qt2c
(2.53)
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2.1.3 Power Diode Structure and Operation
Diodes used in high power applications are more complicated in structure compared with
those designed for low power applications, since they are designed to have high voltage
blocking capability and low conduction loss. A common modification is to add a lightly
doped N- epitaxial layer between the heavily doped n-type and p-type Si. This section will
introduce the principles of this modification as well as the operation of power diode in detail.
2.1.3.1 Basic Structure and Principles of Power Diode
Fig. 2.5 shows the typical structure for a p-i-n diode. A lightly doped N- layer is grown on
the top of a heavily doped N+ substrate. The typical doping concentration for each layer
is shown on the figure. In high power applications, the requirement for reverse blocking
voltage is normally very high. To avoid the avalanche break down, the electric field in the
depletion layer needs to be kept below EBD. According to Eqns. 2.40 and 2.42, the maximum
electric field will decrease if the doping concentration decreases. Therefore, the lightly doped
drift region is designed to absorb the depletion layer of the reverse biased P+N− junction.
Considering that the breakdown voltage VBD is much higher than contact potential ψc, it
can be estimated from Eqns. 2.39 and 2.42, as shown in 2.54.
VBD ≈ εE
2
BD
2qNd
(2.54)
The depletion layer width is also highly dependent on the doping concentration according
to Eqn. 2.39. Therefore, the most of the depletion layer contains in the lightly doped drift
region. This parameter is very important for the design of non-punch-through (NPT) devices,
since the width of drift region must be longer. The reverse blocking voltage is considered as
the dark area shown in Fig. 2.6. Therefore, the minimum drift region width Wd required
can be calculated and is shown in 2.55.
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Figure 2.5: Cross section view of a typical p-i-n diode. Wd indicates the drift region width.
Wd ≥W (VBD) = 2VBD
EBD
(2.55)
For power diode used in high voltage applications, the drift region width for NPT devices
needs to be relatively long in order to accommodate the depletion layer, hence more Si is
needed for the production of such device. Punch-through (PT) devices are designed to
overcome this problem. Fig. 2.6 shows the distribution of depletion layer in NPT and PT
devices. The same blocking voltage capability can be obtained with shorter drift region. In
the case of PT devices, the increase of reverse voltage can not extend beyond the N- region
thickness (Wd). The electric field at the edge of N-N+ junction starts to rise. When the
doping concentration of the N- drift region is very low, the shape of the electric field is flatten
out and becomes more rectangular, as shown in Fig. 2.6b. It is clear that the required drift
region width for the PT devices are approximately one-half of that required for the NPT
devices.
According to Eqn. 2.41, the depletion layer width of the drift region will be quite large
because of the low doping level. This would appear to lead to high on-state resistance hence
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Figure 2.6: The distribution of depletion layer in (a) NPT and (b) PT p-i-n diode.
limit the forward conduction capability of power diode. However as a bipolar device, a large
amount of excess holes are injected into the drift region from the forward biased PN junction
during on-state. When the injected hole density (∆p) is greater than the thermal equilibrium
electrons of the drift region nn0, it cannot be neutralised by the electrons of the drift region.
The positive space charge attracts the electrons to be inject into the drift region from the
N+ region. When ∆p ≫ nn0, the excess hole and electron densities are approximately
equal. This double injection process is termed conductivity modulation. Such a mechanism
reduces the on-state resistance of the drift region hence ensures the design of N- drift region
practically valuable.
Fig. 2.7 shows the spatial distribution of the excess carrier caused by conductivity mod-
ulation. In the drift region, it is flattened if the diffusion length L is greater than the Wd.
The current in the drift region can be written approximately as Eqn. 2.56 by assuming the
electric field distribution in the drift region is uniform and the voltage across it is not high
enough to cause carrier velocity to saturate. Here, Vd is the voltage over the drift region,
A is the cross section area of the drift region, na is the excess carrier density defined in the
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Figure 2.7: Conductivity modulation.
figure, and Qd is the stored charge in the drift region. Therefore, Vd can be derived and is
shown, Eqn. 2.57. The on-state voltage drop VF across the diode is the sum of the voltage
drop over PN junction Vj and Vd. Vj can be estimated according to Eqn. 2.50, hence VF
can be summarized as Eqn. 2.58. Js, τ and µ are highly temperature dependent values as
discussed before, hence VF varies with temperature.
IF ≈ qµnaAEd = qµnaAVd
Wd
≈ Qd
τ
≈ qnaAWd
τ
(2.56)
Vd ≈ W
2
d
µτ
(2.57)
VF = Vj + Vd ≈ kT
q
ln(
JF
Js
) +
W 2d
µτ
(2.58)
Although conductivity modulation reduces the resistance of the drift region, VF is still
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limited by Wd and the current density. Therefore, the larger reverse blocking capability, the
greater on-state power loss. In the case of high-level injection, the excess carrier density gets
larger than the doping density, the band-to-band recombination in the drift region increase
significantly and become dominant instead of the trap recombination. Therefore, the carrier
lifetime decreases and lead to the increase of Vd. Furthermore, carrier mobilities decreases
with the increasing excess carrier density. In the case of high-level injection when excess
carrier densities reach a certain level, the Coulomb scattering between free carriers increases
significantly hence limits the mobility.
2.1.3.2 Switching characteristics of Power Diode
The switching characteristics of power diode is affected by its intrinsic properties as well
as the external circuit. Conductivity modulation reduces the diode on-state voltage drop
by high-level carrier injection. However, the injected carriers limits the turn-off speed since
they need to be extracted as the depletion layer build up. The current rate of change (di/dt)
is controlled by the circuit stray inductance (LS). The most important feature of diode
switching characteristics is the turn-on voltage overshoot and reverse recovery current, they
will be discussed in detail in this section.
Fig. 2.8 shows the representative power diode switching waveforms. The diode turn-on
process can be divided into two parts, labeled as t1 and t2 in the figure, respectively. In
the first phase, the space charge stored in the depletion region is removed from the edge of
drift region towards to the middle as the forward current increases. The forward voltage
across diode increases from negative to it’s peak value VFP as the depletion layer shrinks.
This period ends when the depletion layer disappears and the PN junction becomes forward
biased. During the second phase, the excess carriers are injected into the drift region from
both ends, as shown in Fig. 2.9a. VF starts to decrease as carrier density in the drift region
rises, since the voltage drop across the drift region is reduced by conductivity modulation.
This phase ends when the carrier distribution reaches the steady-state which is dependent
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Figure 2.8: Power diode switching waveforms.
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Figure 2.9: Carrier distribution in the drift region during (a) turn-on and (b) turn-off.
with forward current IF . However, the turn-on voltage overshoot is not only caused by the
high resistance of drift region when the excess carrier density is low. It is also affected by
the diode series inductance Ld, which consists of the inductance of Si wafer and the bond
wire. The voltage component that caused by Ld can be calculated by Lddi/dt.
The turn-on time depends on both di/dt and τ . A steeper current slope (di/dt) could
shorten t1 since less time is needed to remove the space charge. Also, a greater τ will shorten
the time (t2) needed for the excess carrier distribution to reach steady-state. However, a
greater IF tends to lengthen both t1 and t2 since di/dt is determined by external circuit and
more time is needed to reach the steady-state.
The diode turn-off process consists of three phases. In the first phase which is labeled as
t3 in Fig. 2.8, the diode forward current begins to drop while VF only drops slightly since
the PN junction cannot be reverse biased until the excess carriers are removed from the drift
region. During this period, the VF drop is caused by the reduction of forward current. The
second phase starts when the current goes negative. The current reduction rate di/dt, which
is controlled by LS, is maintained the same as the first phase by the excess carriers stored
in the drift region. The second phase ends when the excess carrier density at the edge of
the drift region reduces significantly and the PN junction becomes reverse biased. At this
point, VF turns negative and starts to build up rapidly towards −Vdc as the depletion layer
expands from the ends to the center of the drift region. In the third phase, the stored excess
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carriers are not enough to support the negative current, hence the current starts to decay
towards zero. VAK will reach its steady-state value of −Vdc after a few oscillations caused by
the interaction between the device capacitance and circuit stray inductance.
The diode turn-off time depends on the time needed to extract the stored excess carriers
in the drift region. Such time is governed by LS which controls the speed of carrier sweepout
di/dt, and the total excess carrier charge in the drift region (QF ). Therefore, the turn-off
time can be shortened by reducing QF with the price of increased on-state voltage drop.
The stored excess carriers can also be removed by recombination. Therefore, shorter carrier
lifetime will lead to faster switching, with the price again higher on-state voltage drop.
The switching time can also be shorten by reduce Wd, which could cause a lower reverse
blocking capability. These trade-offs must be considered to meet the requirements in different
applications while designing power diodes.
2.1.4 IGBT Structure and Operation
The IGBT is a gate-controlled device which combines the advantages from both MOSFET
and bipolar devices. Like the MOSFET, the IGBT is controlled by the gate voltage instead
of current, which shortens its switch time and makes it possible to be used in high frequency
applications. As a bipolar device, the on-state voltage drop of IGBT for high current applica-
tions is much lower than unipolar devices such as MOSFET due to conductivity modulation
when their reverse blocking capability is the same. With these advantages, the IGBT can
be found in a wide range of applications, for example electric vehicle and renewable energy.
This section describes the basic structure, principles and switching characteristics of the
IGBT.
2.1.4.1 Basic Structure and Principles of IGBT
Fig. 2.10 shows the basic structure of IGBT. It looks like a MOSFET with a p-type Si
base added in the bottom. This structure appears that it could never conduct current from
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Figure 2.10: Basic IGBT structure and its behavior in the on-state.
collector to emitter since N-P+ junction will be reverse biased if the collector-emitter voltage
VCE is positive. However, the special gate design makes it possible to control its conductivity.
The gate terminal is isolated by a oxide layer and is placed on the top of the P-well.
This structure can be thought of as a capacitor, termed gate oxide capacitance COX . When
a small positive gate-emitter voltage VGE is applied, the positive charge induced on the gate
terminal requires the same amount of negative charge on the Si side. The electric field of the
positive charge pushes the holes away from the Si-oxide interface hence forms a depletion
layer. Further increase VGE , the depletion layer starts to expand in thickness and starts
to attract free electrons to provide the required negative charge. When VGE increased to a
certain level, the density of free electrons at the interface will become high enough to form
a layer which is highly conductive, as shown in Fig. 2.10. Such value of VGE is termed the
threshold voltage VTH . This layer is formed in a p-type Si but behaves as a n-type Si and
conducting the IGBT on-state current, therefore it is usually called inversion layer or MOS
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channel.
When VGE > VTH , the IGBT is turned on and able to forward conduct. The electrons
flow through the MOS channel into the drift region and cause the same amount of holes to
be injected from the collector into the drift region, as indicated in Fig. 2.10. This double
injection will lead to conductivity modulation and reduce the on-state voltage drop (VCE)
just as it does in the diode. The injected holes move cross the drift region by both diffusion
and drift. When they enters the P-well, their space charge will attract electrons from the
emitter terminal hence the excess holes are quickly recombined. While the injected electrons
move towards the opposite direction and enter the p-type collector region where they either
recombine with the majority carriers or move into the collector metallisation.
When VGE < VTH , the charge of gate oxide capacitance is not high enough to support
the MOS channel, therefore the IGBT is turned off and able to block the forward voltage.
The principles of forward voltage blocking for IGBT is the same as that for power diode.
The depletion layer of the reverse biased N-P+ junction expands according to VCE. If the
drift region is long enough to accommodate the depletion layer, the N+ buffer layer shown
in Fig. 2.10 is no longer necessary. This type of IGBT is called NPT IGBT and able to
block reverse voltage by the PN- junction. If the reverse blocking capability is not required,
it is possible to reduce the thickness of the drift region by the PT structure as shown in the
figure.
There are several parasitic components in the structure of IGBT, as shown in Fig. 2.11.
These components greatly affect the behavior of IGBT. The gate-emitter capacitance (CGE)
which also refers to as the input capacitance, is the capacitance between gate and channel.
This capacitance consists of COX and the capacitance of depletion layer forms at the Si-oxide
interface, hence it varies with VGE . The gate-collector capacitance (CGC) which also refers to
as the Miller capacitance, is the combination of COX and the capacitance of depletion layer in
the drift region under the gate. This capacitance varies as the depletion layer area changes.
during on-state, the depletion layer under gate disappears, hence the Miller capacitance
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Figure 2.11: (a) IGBT structure with parasitic components and (b) accurate IGBT
equivalent circuit.
approximately equal to COX . During off-state, CGC is reduced since the depletion layer
capacitance now connected in series with COX. Due to this feature, Miller capacitance could
affect the switching characteristics of IGBT and lead to the gate voltage plateau which will
be detailed in the next section. The collector-emitter capacitance CCE is also referred to as
the output capacitance. CCE consists of both the depletion capacitance under the P-well
layer Cdep and the capacitance of the charge stored in the drift region. Its value affects the
rate of forward voltage change during switching dVCE/dt.
Furthermore, parasitic PNP and NPN transistors can be found in the IGBT structure,
as shown in Fig. 2.11. Together, they can form a parasitic thyristor. Under some specific
conditions, this thyristor could be activated, which is called latchup and can cause the IGBT
to become uncontrollable. During on-state, holes are injected from the P collector to the
N- drift region and finally enters P-well where they recombine with the electrons from the
emitter metallisation. There are two path ways of this hole flow, lateral and vertical across
the P-well. Due to the negative charge of the inversion layer, most of the holes are attracted
to flow laterally under it. A lateral voltage drop is then developed by this hole flow and the
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resistance of the P-well (RSP ). Latchup occurs when this voltage is high enough to forward
bias the P+N+ junction. Latchup could also occur during turn-off when dV/dt is too large.
During turn-off, the excess carriers stored in the drift region is removed and depletion layer
builds up. If dV/dt is too large, the discharging current will become large enough to forward
bias the P+N+ junction and lead to the latchup of IGBT.
Obviously, latchup is not desired for IGBT operation, several modifications can be made
to avoid it. In the device aspect, latchup can be avoid by reducing RSP . This can be
done by either reducing the lateral width of the N+ emitter region or increasing the doping
concentration of the P-well. However, the doping concentration of the MOS channel region
need to be kept relatively low to ensure the inversion layer could take place easily. In the
circuit aspect, latchup can be avoid by slowing down the turn-off process to limit dV/dt.
This could be accomplished by using a larger value of gate resistance (Rg), which limits the
gate discharging current.
2.1.4.2 Switching characteristics of IGBT
Understanding the switching characteristics of IGBT is essential to estimate its switching
loss. Fig. 2.12 shows the detailed switching waveforms of IGBT under inductive load condi-
tion. As shown in the figure, the switching process can be divided into ten phases, five for
turn-on process and five for turn-off process.
The ten phases for IGBT switching process are listed below:
1. Gate voltage rise to VTH .
2. IC increase.
3. IC recovery due to diode reverse recovery.
4. VGE plateau.
5. VGE increase to VGG(on).
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Figure 2.12: Detailed IGBT switching waveforms under inductive load condition.
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6. VGE fall.
7. VGE plateau.
8. VCE rise.
9. IC fall.
10. IC decay to zero.
The IGBT turn-on process starts from phase 1, when a positive gate drive voltage VGG(on)
is applied between the gate and emitter. VGE starts to rise towards VTH and charges CGE and
CGC . Therefore, the time constant of the VGE rise curve can be given by τ1 = Rg(CGE+CGC).
CGE is small when IGBT is off as discussed in previous section, hence the rise of VGE is
dominate by CGC . IGBT is off until VGE increase above VTH at the beginning of phase 2.
In phase 2, VGE continues to rise as in phase 1. The inversion layer is built by VGE and
starts to conduct current, hence IC begins to rise. As electrons inject from the emitter to the
drift region from the MOS channel, holes starts to inject from the p-type collector into the
drift region to neutralise the space charge. The excess carrier density starts to rise hence the
depletion layer shrinks and lead to the drop of VCE . VCE in this phase is controlled by the
combination of voltage drop across depletion layer (Vdep) and the drift region voltage drop
(Vd). Vdep decreases exponentially as the depletion layer retreats while Vd increases as IC
rises. Since load current (IL) is almost constant, IC rises to its maximum value (IL+ IRR) at
the end of phase 2 due to the diode reverse recovery current. The MOS channel in this phase
is saturated since VCE is still high. Therefore, the MOS current (IMOS) can be calculated
by Eqn. 2.59. Here, KPL is the MOS transconductance coefficient.
IMOS =
KPL
2
(VGE − VTH)2 (2.59)
In phase 3, IC drops from its maximum value towards its steady state value IL as the
diode current starts to decay towards zero. Vdep continues to decrease as the depletion layer
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shrinks towards the P-well. Vd starts to drop from its maximum value with the decrease of
IC . The drop of these two voltages leads to the further decrease of VCE. As VCE decreases,
the depletion layer under gate shrinks laterally from the MOS channel towards the center
of interchip region. The positive gate charge started to attract free electrons under the gate
and forms the accumulation layer, which lead to a significant increase of CGC .
During phase 4, VCE continues to drop because of the depletion layer shrink and the Vd
drop due to increasing free carrier density in the drift region. However, the voltage across
the MOS channel is still high enough to maintain its operation in the saturation region. VGE
is therefore clamped to the plateau value to main the constant IC . Most of the positive gate
current (Ig) flows into CGC to help build up the accumulation layer. Ig can be calculated
from Eqn. 2.60, with VGE,IMOS indicates the required VGE to support the MOS current.
According to the equivalent circuit shown in Fig. 2.11, this could cause VCE to decrease at
a rate shown in Eqn. 2.61.
Ig =
VGG(on) − VGE,IMOS
Rg
(2.60)
dVCE
dt
=
dVGC
dt
=
Ig
CGC
(2.61)
Once VCE decreases significantly and close to its on-state value, the MOS channel enters
the linear operation zone. VGE become unclamped and starts to rise towards VGG(on) at
a time constant of τ2 = Rg(CGE + CGC). Note that τ2 > τ1 since CGC increases as the
accumulation layer forms. The increase of VGE will lead to the further reduction of MOS
channel voltage hence VCE drops slightly with the rise of VGE and finally reach it steady
on-state value.
The IGBT turn-off process is almost the inverse sequence of the turn-on process and
consists of the last 5 phases. At the beginning of phase 6, the positive gate drive voltage
(VGG(on)) suddenly change to a negative value VGG(off). This causes the discharge of CGE
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and a negative gate current through Rg. MOS channel operates in the linear region during
on-state, hence the MOS channel voltage increases with the drop of VGE , which leads to the
slight rise of VCE and a constant IC . The voltage drop of VGE due to the discharging of gate
capacitance follows the time constant τ2.
At the start of phase 7, VCE is high enough to force the MOS channel to enter the
saturation region. Hence VGE is clamped to a constant value to hold the constant load
current and consequently enters the plateau region. Therefore the negative gate current
is contributed by the discharging of Miller capacitance (CGC). As the accumulation layer
disappears from the center of the interchip area towards the MOS channel, CGC starts to
decrease and the resistance of the drift region increases which lead to the rise of VCE and
can be calculated by Eqns. 2.60 and 2.61.
The process enters phase 8 when CGC is reduced significantly and its discharging current
cannot support the negative gate current. CGE starts to discharge hence lead to the decrease
of VGE and consequently IC . Less excess carriers are injected into the drift region and the
depletion layer, or VCE, builds up quickly.
At the beginning of phase 9 as VGE falls below VTH , the MOS channel vanishes hence all
the DC voltage are now applied over the IGBT. As the MOS channel disappears, IC drops
sharply and produces a voltage across the circuit stray inductance (LS) in the same direction
as VDC . This leads to the VCE turn-off overshoot and therefore forward bias the free-wheeling
diode. The current then commutates from IGBT to diode. The VCE overshoot decays when
di/dt decreases as the current commutation between IGBT and diode completes. Note that,
there might be some small oscillation in IC at the end of this phase due to the interaction
between the capacitance of IGBT and the stray inductance. VGE , IC and VCE reaches their
final stable value in phase 10, where the turn-off process terminates.
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2.2 Physics Based IGBT and Diode Model
In this thesis, physics based IGBT and diode models are used to calculate the device switch-
ing power loss under different operating conditions. The desired model should be accurate,
fast and temperature dependent. The current available device modelling techniques in liter-
ature are reviewed and compared. The temperature effects for the device operation are also
discussed in the end.
2.2.1 Review of Device Modelling Technique
There are many papers on IGBT models since the invention of IGBT in 1980’s. They can
be categorised into three types according to their complexity, accuracy and mathematical
method: behavioral models, finite element models and semi-numerical models. In the case of
system-level simulation, the desired model should be accurate enough to calculate the power
losses for both on-state and switching at different operating conditions. Also, they need to
be fast enough for practical applications.
The behavioral models [28,29] simulate the device behavior without considering their in-
ternal physics. They are based on the measurements of device characteristics under different
operating conditions. These empirical data are fitted with different methods to represent
the IGBT behavior. Hence their accuracy depends on the density of measurement points.
They are the fastest models since they ignore the device physics. However, the price for
the speed is that they cannot give valid results when the device operates outside the fitted
range. Furthermore, the internal device behavior such as carrier density and electric field
distribution cannot be modeled. Hence this type of model is not suitable for the device
design. The most applicable area for the behavioral models is the system-level modelling
which requires fast simulation.
Accurate device behaviors can be obtained by solving all the physics based semiconductor
equations without assumptions. These equations are highly nonlinear, some of them are
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partial differential equations (PDEs). Therefore, finite element method is widely employed
to solve these equations. The basic idea of finite element method is to find the approximate
solutions for the PDEs using standard techniques such as Euler’s method [30] or Runge-
Kutta method [31]. Models using the finite element method [32] require accurate physical
equations as well as necessary device data, such as device geometrical information, contact
structures, doping densities and carrier lifetime, to solve the equations. The region under
study is discretised on to a fixed mesh. The potential and carrier densities are defined at
each mesh point. With known boundary condition, the electric field and currents can be
derived by solving the PDEs. The results are then used to generate the potential and carrier
densities of the neighboring points on the mesh. The accuracy of this type of model depends
heavily on the density of the mesh. Normally, the mesh density of the area with steep changes
in gradient, such as junctions, are higher than the other areas. This type of model is able to
simulate the detailed carrier density and electric field distribution with a well defined mesh
and accurate device data. Therefore, they are commonly employed in the device design and
optimisation. However due to the time consuming numerical calculations, they are too slow
to apply in circuit simulators (one switching event could take hours to run).
The semi-numerical models are partly based on device physics. Some simple models [33,
34] are developed with lumped-charge modelling technique which significantly simplify model
equations without losing the basic structural information and internal physical processes in
the devices. The basic idea of lumped-charge technique is to separate the space charge
region into several specific regions. The carrier densities are assumed to be constant within
each region. The electric field and current for each region are calculated based on the carrier
density distribution by the physical equations. With these simplifications, the lumped-charge
models are faster than the ambipolar diffusion equation (ADE) models, However, with less
accuracy.
ADE solution models [35, 36] are more complex than the lumped-charge models. For a
ADE model, the electric field and carrier storage distribution in the drift region are based on
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the PDEs which is derived from device physics with simple boundary conditions while the
other part of the device is described by simplified models. Therefore numerical calculations
are needed to solve the PDEs. Different approaches for solving the ADE are reported. Strollo
uses Laplace transform to transform the ADE from the time domain into the s-domain [37].
Morel et at. solve the ADE by internal approximation [38, 39]. Bryant and Palmer [36, 40]
use Fourier series to solve the ADE and implement the device model in Matlab. Matlab
is a widely used programming environment for algorithm development, data analysis and
numerical computation. Therefore it is an ideal environment for system-level simulation. The
implementation of device model in Matlab allows more compatibility in system simulation
and data analysis hence is a desired feature. This model is able to achieve high accuracy
with relatively short simulation run time (around 2 seconds for each switching event). The
comparison between experiment switching waveforms and simulation results of this model
is shown in a previous paper [22]. Furthermore, a simple parameter extraction method is
offered for this model to make it practically applicable for different applications [41].
Although the simulation time needed for Bryant’s model is already very short, it still
cannot be applied to system-level simulation directly. However, it can be used in a circuit
simulator to generate desired device parameters with one switching event under different
operating conditions. In this work, device junction temperature is the only desired output
from electrothermal simulation. Therefore, power loss LUTs can be generated by running
the device model at different operating conditions. During the inverter electrothermal simu-
lation, the inverter model generates the power loss by interpolating these LUTs. This could
greatly increase the simulation speed while maintaining its accuracy.
2.2.2 Fundamentals of the ADE model based on Fourier series
solutions
The behavior of high voltage devices are heavily affected by its lightly doped drift region.
For example, the on-state voltage drop can be reduced by increasing the carrier lifetime in
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the drift region. However, this would lead to higher turn-off loss since more free carriers
are stored in the drift region during the on-state. The carrier lifetime is affected by its
density especially in the case of high-level injection. When the excess carrier density exceeds
a certain level, the Coulomb scattering between free carriers becomes serious and reduces
their lifetime. The current and hence electric field distribution is related with the carrier
density distribution as well. Therefore, the ability to simulate the excess carrier density is
critical for a physics based device model.
Ambipolar diffusion is the simultaneous diffusion of positive and negative particles due
to their interaction with electric field [42]. Fig. 2.13 shows the general arrangement of the
depletion layers and carrier storage region (CSR) in the drift region. x1 and x2 are free to
move according to different conditions. Assuming the change of carrier density in the drift
region is one dimensional, ADE can be used to describe the behavior of free carriers in the
drift region under high-level injection, as shown in Eqn. 2.62. Here D is the ambipolar
diffusion constant, p(x, t) is the carrier dynamic distribution function, and x is defined as
shown in the figure.
D
∂2p(x, t)
∂x2
=
p(x, t)
τHL
+
∂p(x, t)
∂t
(2.62)
Fourier series can be used to decompose periodic functions into the sum of a set of simple
sine and cosine functions. In this case, p(x, t) can be expressed by a Fourier series as shown
in Eqn. 2.63.
p(x, t) = p0(t) +
∞∑
k=1
pk(t)cos(
πk(x− x1)
x2 − x1 ), (2.63)
where,
p0(t) =
1
x2 − x1
x2∫
x1
p(x, t)dx (2.64)
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Figure 2.13: General arrangement of the depletion layers and CSR in the drift region.
pk(t) =
2
x2 − x1
x2∫
x1
p(x, t)cos(
πk(x− x1)
x2 − x1 )dx (2.65)
This expression uses the cosine part of the Fourier series. Hence the odd term represents
the uneven carrier density distribution profile while the even term represents the even carrier
density distribution profile, as shown in Fig. 2.14.
The detailed derivation of the Fourier solution for the ADE is given in [43]. Its results
are shown in Eqns. 2.66 and 2.67.
dp0
dt
=
D
x2 − x1 [
∂p
∂x
|x2 −
∂p
∂x
|x1]−
p0
τ
− 1
x2 − x1
∞∑
n=1
pn[
dx1
dt
− (−1)ndx2
dt
] (2.66)
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Figure 2.14: Carrier density profiles for odd and even term in the Fourier series.
dpk
dt
=
2D
x2 − x1 (
∂p
∂x
|x2(−1)−k −
∂p
∂x
|x1)− pk(
1
τ
+
Dπ2k2
(x2 − x1)2 )
+
2
x2 − x1 (
∞∑
n=1,n 6=k
n2pn
n2 − k2 (
dx1
dt
− (−1)n+k dx2
dt
) +
pk
4
(
dx1
dt
− dx2
dt
)) (2.67)
Eqns. 2.66 and 2.67 require the boundary conditions at the edge of the CSR. They are
the position of the boundary (x1, x2) and the carrier density gradients (∂p/∂x|x1 , ∂p/∂x|x2).
The carrier density gradient can be obtained from the boundary currents by rearranging
the current transport equations. The drift current is given by Eqn. 2.21 while the diffusion
current is given by Eqn. 2.23. Assuming p = n and consider Eqn. 2.24, the carrier density
gradient is given by Eqn. 2.68.
∂p
∂x
=
1
2qA
(
In
Dn
− Ip
Dp
) (2.68)
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The boundary currents can be obtained from the device terminal currents and the emitter
recombination. The voltage drop across the depletion layer is calculated from the boundary
carrier densities according to Eqn. 2.28. The depletion layer width can be calculated from
the voltage drop according to Eqns. 2.39 and 2.41. The position x1 and x2 are then derived
according to the depletion layer behavior. The other parts of the device model is based on
the current transport equations or some previous developed model. The detail of the diode
and IGBT model used in this thesis is presented by Bryant in [43] and will not be discussed
here.
2.2.3 Temperature Effects
As discussed in previous sections, some properties of Si are highly temperature dependent.
They are the bandgap, intrinsic carrier densities, carrier mobilities and carrier lifetime, which
greatly affect the device characteristics. Therefore, the relationship between temperature and
these material properties need to be considered and included in the device model. Further-
more, two other IGBT parameters are affected by temperature. They are threshold voltage
and transconductance coefficient. The temperature effects on the device characteristics due
to these parameter variation are summarised and discussed in this section.
According to Eqn 2.1, Eg decreases with the increasing temperature. Higher temperature
means more thermal energy stored in the Si lattice as crystal vibrations hence more electrons
are freed to move around the crystal. The reduction in Eg will lead to a smaller EBD
and hence smaller VBD, according to Eqn. 2.53. ni depends on both Eg and temperature
according to Eqn. 2.2. Combine Eqns. 2.1 and 2.2, the relationship between intrinsic
carrier density and temperature can be plotted as shown in Fig. 2.15. It is clear that ni
rises significantly with the increasing temperature. The increase of ni will affect several
device properties. First of all, it will lead to higher device leakage current according to
Eqn. 2.51. More free carriers will diffuse towards the edge of the depletion layers where the
carrier density is nearly zero. Secondly, the contact potential decreases with the increasing
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Figure 2.15: Intrinsic carrier density changes with temperature.
temperature according to Eqns. 2.2 and 2.40, as shown in Fig. 2.16. The exponentially
increase of ni limits the upper operation temperature of Si devices. When the temperature
increases to a certain level (around 250  as shown in Fig. 2.15), the thermal energy
inside the Si atom is high enough to break the covalent bonds thus create free electrons and
holes. Hence the intrinsic carrier density increases significantly and becomes higher than the
impurity density. In this case, Si no longer behaves as semiconductor hence this temperature
is the upper limit of its operation temperature.
As discussed at the beginning of this chapter, carrier mobility is affected by the scattering
effects. Different scattering effects have different temperature dependencies. When temper-
ature rises, the scattering caused by the acoustic phonons decreases while the scattering
caused by the ionised impurities increases [24]. Furthermore, the increasing intrinsic carrier
density due to higher temperature will lead to a higher chance for scattering between carri-
ers. The accurate description for carrier mobility is complicated hence the basic empirical
equations are used, as shown in Eqns. 2.69 and 2.70 [44]. The decrease of carrier mobility
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Figure 2.16: Contact potential changes with temperature.
will lead to the drop of conductivity according to Eqn. 2.21. In the case of high-level in-
jection, when the intrinsic carrier density is negligible, the increase of temperature will lead
to a higher on-state voltage drop. The electron mobility also affects the transconductance
coefficient of MOS channel KPL, which can be calculated from Eqn. 2.71. Here, w and l
are the channel width and length respectively. In the case of device modelling, simplified
Eqn. 2.72 is used to describe the KPL relationship with temperature [20]. The decrease of
KPL will lead to the decrease of MOS channel current when VGE and VTH is kept constant
according to Eqn. 2.59.
µn = 1400
(
300
T
)2.5
(2.69)
µp = 450
(
300
T
)2.5
(2.70)
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KPL =
wµnCOX
l
(2.71)
KPL = KPL(300) ·
(
300
T
)0.8
(2.72)
Auger recombination is the dominant mechanism that limits the carrier lifetime under
high-level injection. The high-level injection carrier lifetime due to this mechanism is given
by Eqn. 2.11. According to the results given in [45], Rbc decreases with the increasing tem-
perature. Therefore, τHL rises when temperature increases or free carrier density decreases.
τHL is a very important parameter that affects both the device on-state and switching char-
acteristics. Higher τHL means more charge are stored in the drift region during on-state.
This could lead to a lower on-state resistance. However, the trade-off is a higher reverse
recovery current which will lead to the increase of IGBT switching time and limits the maxi-
mum allowed switching frequency. A simplified equation is used to describe the temperature
dependency of τHL according to [20], as shown in Eqn. 2.73.
τHL = 5× 10−7
(
T
300
)1.5
(2.73)
The threshold voltage can be calculated according to [46], as shown in Eqn. 2.74. Here,
QD is the charge stored per unit area in the inversion layer, QSS is the surface charge
trapped in the gate oxide, and ∆ψTh is the potential difference across the depletion layer
in the bulk semiconductor at threshold voltage or above. QD and ∆ψTh are given by Eqns.
2.75 and 2.76, respectively. Taking all temperature dependent variables into account and
applying the common design parameters: Na = 1× 1017 cm−3, Nd = 1× 1020 cm−3, COX =
3.45× 10−8 F/cm2, QSS = 4× 10−8 C/cm2, the relationship between threshold voltage and
temperature can be plotted as shown in Fig. 2.17. It is clear that VTH decreases with the
increasing temperature. In the case of device modelling, a simplified relationship is used by
linear approximation, as shown in Eqn. 2.77 [46]. Here VTH(300) is the threshold voltage
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Figure 2.17: Threshold voltage changes with temperature.
at 300 K. The decrease of VTH could lead to a shorter turn-on delay time and consequently
longer turn-off delay time. It also affects IMOS according to Eqn. 2.59, when IGBT is
operating in saturation region. The effect of temperature on IMOS is then complicated
since the opposite temperature dependency of VTH and KPL hence needs to be considered
according to different conditions.
VTH =
QD −QSS
COX
+∆ψTh (2.74)
QD =
√
2qεNa∆ψTh (2.75)
∆ψTh =
2kT
q
ln(
Na
ni
) (2.76)
VTH = VTH(300)− 6× 10−3(T − 300) (2.77)
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Chapter
3
Physics of Power Module Package
Failures
3.1 Introduction to Packaging Technology for Power
Modules
Before the 1970’s, the semiconductor devices in a power system had to be mounted to
separate heatsinks and isolated from each other, which made the power electronic systems
large and expensive. The invention of power modules in the mid of 1970’s made it possible
to combine different devices in one plastic housing and share one heatsink. This is done
by soldering their common terminals together with electrical contacts on a direct copper
bonded (DCB) substrate. The DCB substrate generally consists of three layers: two metal
layers (copper) with a thin ceramic layer (e.g. Al2O3) between them. It provides good
thermal conductivity and electrical isolation between the chips and heatsink. With such
power module design, the power electronic systems can be made more compact, cost efficient,
and reliable.
The package of a power module refers to the substrate which the chip is mounted on, the
electrical connections between chips within the module, and the housing. The package not
only provides terminals for the chips to connect with the external circuit, it also protects
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Figure 3.1: Cross section view of a conventional power module.
Table 3.1: Materials and their CTE used for each layer of the conventional power module.
Layer Material CTE (ppm/)
Bond wire Aluminum 22
Die Silicon 3
Die-attach solder SnAg(3) 28
DCB-copper Copper 17.5
DCB-ceramic Al2O3 or AlN 7 or 4
DCB-copper Copper 17.5
DCB-solder SnAg(3) 28
Baseplate Copper or AlSiC 17.5 or 8
them from the external environment and provides mechanical support. An ideal package
should be able to provide these electrical connections without any parasitics, extract heat
efficiently and be robust. However in reality, there is always a compromise.
Fig. 3.1 shows the cross section view of a typical conventional u-package power module
proposed by Mitsubishi [47]. The IGBT chip is soldered onto a DCB and connected to the
terminals via bond wires. The DCB is mounted onto a thick metal baseplate to enhance the
mechanical strength of the module. The electrical circuit in the power module is covered by
silicone gel to protect it from air or other corrosives. This structure consists of many layers
of different materials; the materials for each layer and the associated coefficient of thermal
expansion (CTE) are listed in Table 3.1.
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Parasitic problems due to the package have been widely investigated [48, 49]. The most
severe parasitic is the inductance caused by the internal copper leads and bond wires. IGBT
turn-off voltage overshoot is proportional to this circuit stray inductance (Ls). Furthermore,
IGBT turn-on and turn-off speed are also reported to be affected by Ls [50]. Therefore, it
is desirable to find a better solution to lower the module parasitic inductance. Many recent
investigations have reported reduced module internal inductances, using ribbon bonds [51],
metal post interconnections [52], and solder bump interconnections [53].
Power semiconductor chips produce massive amounts of heat during switching and when
conducting. Therefore, efficient cooling techniques are required for power modules. It can be
seen from Table 3.1 that the CTE mismatch between the DCB ceramic layer and the copper
baseplate is large. This will cause fatigue of DCB solder when the module is thermal cycled.
AlSiC baseplate [54] can be used to significantly reduce this fatigue problem since the CTE of
AlSiC matches that of the DCB as shown in Table 3.1. However, its low thermal conductivity
and high price make it undesirable for the design of cost efficient power modules. When the
power module is mounted to the heatsink, thermal grease must be applied either to the
heatsink or to the module baseplate to displace any air gaps between them. The thermal
conductivity of such grease is quite low, hence must be as thin as possible. The practical
thickness for the grease between baseplate and heatsink is approximately 100 µm. This
reduces the efficiency of the heat extraction significantly. Considering these disadvantages
of the baseplate, the power module without baseplate is presented by Semikron [54]. This
design not only eliminates the DCB solder fatigue problem but also reduces the thickness of
the thermal grease to 20 µm since the DCB is more flexible than metal baseplate. Therefore,
better thermal conductivity is achieved. Another advantage of this design is the reduction
of the the IGBT module weight and cost.
It is clear that heat can only be extracted from the bottom of the chip for the conventional
power module. Stockmeier proposed a double sided cooling structure to enhance the cooling
capability of the power module [55], as shown in Fig. 3.2. The chip is soldered between two
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Figure 3.2: Cross section view of the double sided cooling IGBT module.
DCBs which are directly brazed on heatsinks, hence the thermal resistance is minimised.
Flip-chip solder bumps [56] are proposed to replace the wire bonds on the top of the IGBT
chip. The top DCB is chemically etched to ensure the insulation between gate and emitter
connections for the IGBT chip. A microchannel heatsink is also proposed in that paper to
improve the efficiency of the heat extraction.
The reliability challenges of power module are mainly based on the thermomechanical
stress caused by the CTE mismatch between adjacent layers when the module suffers tem-
perature cycles. In the case of conventional power modules, the weak points appear at the
two interfaces shown in Fig. 3.1, since they suffer large CTE mismatch and the largest tem-
perature cycles. Consequently, the most commonly observed failure modes for IGBT module
are bond wire lift off and solder fatigue [17, 57]. Researchers have made great efforts to im-
prove the reliability of packaging. The use of ribbon bonds as shown in Fig. 3.3 not only
reduces the parasitic inductance but also enhances the bond wire reliability [51]. One ribbon
bond can substitute several bond wires therefore the time needed for the bonding process is
less and the manufacturing cost can be reduced. However, the bonding of ribbon requires
higher pressure on the chip, which means that thicker chip metallisation is necessary [51].
The double sided cooling power module eliminates the bond wire, but the reliability of the
flip-chip solder bumps needs to be studied. Sinter technology has been proposed for the die
bond to overcome the solder fatigue problem under high temperature cycles [58]. The reli-
ability for traditional soft solder (lead-tin)is poor when the operation temperature is above
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Figure 3.3: Ribbon bonds [1].
Table 3.2: Materials and their CTE used for each layer of the conventional power module.
Properties Solder layer - SnAg(3) Silver sinter layer
Melting point () 221 962
Thermal conductivity
(W/K)
0.07 0.24
Tensile strength (MPa) 30 55
125 due to their relatively low melting temperature. Silver is a good replacement material
for solder to mount the die onto the DCB. The comparison of these two materials is shown
in Table 3.2. With the silver sinter technique, the maximum operation temperature (close to
200 ) for Si can be achieved. It is a desired technique for power module that incorporate
SiC semiconductor devices since the operation temperature of SiC can be much higher than
Si. Also, the higher tensile strength of Silver ensures better power cycle ability for silver
sinter. High pressure is applied to lower the sinter temperature in order to prevent the chip
from high sinter temperature (400 ) [59].
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3.2 Reliability Estimation via Physics of Failure Ap-
proach
Fatigue damage accumulation is an old but unsolved problem. The fatigue damage was first
seriously considered in the mid-nineteenth century when a widespread failure of railway axles
were observed [60]. More than 50 fatigue damage models have been proposed during the last
century to predict the lifetime of materials under cyclic loading [61].
As discussed in chapter 1, in order to obtain an accurate lifetime prediction for IGBT
modules, it is essential to understand the physics of different failure mechanisms. However,
none of the currently available physics-based models are able to obtain an accurate predic-
tion for all applications due to the complexity of the fatigue processes. The applicability
of each model varies under different conditions. Therefore, empirical models extracted from
experimental results are still widely used for reliability design purposes. The detailed dis-
cussion of the fatigue damage process is beyond the scope of this thesis. In this section, the
basic physical processes of the two major failure mechanisms are discussed.
3.2.1 Basic Physics of Bond Wire Lift Off
Wire bonding is the process of providing electrical connection between the silicon chip and
the external leads of the power module. The most widely used wire bonding technique is the
aluminum (Al) wedge wire bonding which uses ultrasonic energy and a downward pressure
for a specific duration to form the wedge bond between the Al wire and a metalized bond pad.
During this process, the Al wire is plastically deformed due to the applied bonding force and
ultrasonic energy. This leads to a high dislocation density and strain energy at the bonding
interface. Dislocation is the carrier of deformation, just like the electron is the carrier of
charge [3]. After the applied force and ultrasonic energy is removed, the temperature of the
bonding interface will drop to room temperature. A residual stress is then produced due
to the thermal contraction and CTE mismatch between Al and Si. The maximum stress
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Initial crack
Figure 3.4: Initial crack at the heel of bond wire [2].
appears at the heal and toe of the bond wire, hence the crack initiates from the ends of
the bond foot and travels to the center along the plane above the bonding interface [2].
Consequently, the initial cracks are often found at the bond heel due to the residual stress
and flexing of wire during the bonding process, as shown in Fig. 3.4. Bond wire lift off
occurs when the cracks from two ends meet at the center.
Fig. 3.5 illustrates the crack propagation by ductile tearing in the bond wire. When a
shear stress is applied between the bond wire and die, the stress close to the crack (σlocal) is
greater than the average stress (σ) applied to the bond wire due to the stress concentrating
effect. The local stress can be calculated according to Eqn. 3.1 [3], where a is the crack
length and r is the distance to the crack tip as defined in Fig. 3.5. It is clear that the local
stress decreases when its distance to the crack tip increases. The plastic flow occurs when
the local stress is greater than the yield stress of Al. The plastic zone width (ry) can be
calculated by setting σlocal = σy in Eqn. 3.1 and is shown in Eqn. 3.2. Within the plastic
zone, plastic flow takes place around the deformation caused by wedge bonding process or
the impurities in Al wire and forms individual voids. As the plastic flow propagates, these
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Figure 3.5: Crack propagation by ductile tearing [3].
voids link up and turn the initial sharp crack into a blunt crack, as shown in Fig. 3.5.
This kind of plastic flow is termed ductile tearing [3], which leads to the decrease of σlocal.
Furthermore, ductile tearing consumes a lot of energy by plastic flow and causes the rough
surface of the crack, as shown in Fig. 3.6.
σlocal = σ + σ
√
a
2r
(3.1)
ry =
aσ2
2(σy − σ)2 (3.2)
There have been several attempts to estimate the lifetime of bond wires by numerical sim-
ulation based on its physics. Ramminger presented FEM models including grain boundaries
in 1998 [62], while Hager presented the lifetime estimation method based on computational
plasticity in 2000 [63]. However, both models are limited by the uncertainty in evaluating the
initial stresses induced by the plastic deformation during the wedge bonding process. There-
fore, the commonly accepted estimation of bond wire reliability is still based on experiments
such as accelerated tests.
The Coffin-Manson law is widely used to estimate the material lifetime under plastic
strain, as shown in Eqn. 3.3, where Nf is the number of cycle to failure under the plastic
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Figure 3.6: (a) Scanning electron microscope (SEM) image of bond wire lift off, (b)
footprint of Al bond wire after lift off [4].
strain ǫpl, a and b are constants fitted from experimental data. The plastic strain caused
by the thermomechanical stress at the interface of the Al wire and Si chip can be calculated
from a simple two layer structure according to Eqn. 3.4, where αAl and αSi are the CTE of
Al and Si respectively, ǫel and ǫpl are the elastic and plastic strain respectively, L and h are
the length and thickness of the bond foot respectively. When ∆Tj is large, the total strain
(ǫ) can be considered as ǫpl, hence the Coffin-Manson law can be rewritten in the form of
Eqn. 3.5.
Nf = aǫ
−b
pl (3.3)
ǫ =
L
h
(αAl − αSi)∆Tj = ǫel + ǫpl ≈ ǫpl (3.4)
Nf = a
(
L
h
(αAl − αSi)∆Tj
)−b
= a′∆T−bj (3.5)
ǫ =
σ
G
(3.6)
The following example demonstrates the validity of the Coffin-Manson plastic deforma-
tion assumption. According to the text book [3], the Shear modulus of Al (GAl) is 26 GPa,
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the yield strength of Al (σyAl) is 40 MPa, the yield shear strain can be estimated by Hooke’s
Law as shown in Eqn. 3.6, and the result is 1.54 × 10−3. The length/thickness ratio of
the bond foot is around 5 for the power module (SKM50GB123D) under investigation in
this work. The CTE mismatch between Al and Si is 19 ppm/K according to Table 3.1. By
substituting these values into Eqn. 3.4, the temperature swing (16 ) needed for plastic
deformation can be calculated. Under field operating conditions, a temperature cycle of 16
 can be easily achieved. In the case of accelerated testing, the temperature cycle is even
greater, for example 80 or 120 [57]. Therefore the plastic deformation assumption holds
and the Coffin-Manson Law can be used for the lifetime estimation of bond wire lift off.
3.2.2 Basic Physics of Solder Fatigue
Solder is widely used in the power semiconductor industry to form the electrical and me-
chanical connection between the chip and substrate. Therefore, the ideal solder should have
excellent electrical properties and mechanical strength. Also, the melting point of solder
should not too high to damage the chip during soldering process. The most frequently used
solders in power modules are based on tin-silver, indium, or tin-lead alloys [4]; these are soft
materials with low melting temperature and high electrical conductivity. The chip consumes
energy and generates heat when it is switching and conducting current. A potentially large
amount of heat needs to conduct from the chip to the heatsink, through the solder and DCB,
therefore a high thermal conductivity is desirable.
During the operation of power module, temperature cycles are generated due to the
change of load conditions. Cyclic thermomechanical stress is induced at the solder layer due
to the temperature cycle and CTE mismatch between the Si chip and DCB substrate. This
cyclic stress will cause solder fatigue and possibly failure. Fatigue is defined as the process of
progressive failure caused by repeated stress cycles which are well below the yield strength
of the material [3]. The propagation of a fatigue crack is similar to the crack propagation
process and is shown in Fig. 3.7. The thermomechanical shear stress produces a plastic zone
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Figure 3.7: Illustration of fatigue crack propagation.
at the fatigue crack tip and causes the crack elongate by ∆a and create a new surface. ∆a
consists of the elastic deformation (∆ael) and plastic deformation (∆apl). ∆ael is released
after the stress is removed. However, the new surface extends the original crack by ∆apl due
to the permanent plastic deformation. Fig. 3.8 shows the hysteresis loop of this process for
one stress cycle.
There are many models available to describe the solder fatigue damage [64]. They can
be organised into three categories: strain based models [65], energy based models [66, 67],
and damage based models [68]. Energy based models estimate the lifetime by calculating
the overall stress-strain hysteresis energy of the solder joint. The damage based models do
the same job by calculating the accumulated damage caused by crack propagation. These
two types of model require a FEA tool to obtain the stress-strain hysteresis loop hence are
time consuming. The strain based models predict failure from calculated or experimentally
determined shear strain. The Coffin-Manson model is one of the best known strain based
models, as shown in Eqn. 3.3. Thermally induced strain at the solder layer can be derived
from a three layer structure [69], as shown in Fig. 3.9.
The maximum stress appears at the edge and can be calculated using Eqn. 3.7, with β
as defined by Eqn. 3.8. Here, G stands for the shear modulus and E stands for the Young’s
modulus of the related layer. The die and substrate are much more rigid than the solder,
hence βLdie ≪ 1 and tanh(βLdie) ≈ βLdie. Therefore, the maximum shear strain at the edge
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Figure 3.8: Hysteresis loop for the solder fatigue process for one stress cycle.
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Figure 3.9: Three layer structure of the electronic device assembly.
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of the solder joint can be expressed in the form of Eqn. 3.9. The lifetime is then linked with
temperature cycles by substituting Eqn. 3.9 into the Coffin-Manson Law, as shown in Eqn.
3.10.
σmax =
Gsolder
hsolder · β · (αsub − αdie) ·∆Tj · tanh(βLdie) (3.7)
β2 =
Gsolder
hsolder
·
(
1
Esubhsub
+
1
Ediehdie
)
(3.8)
ǫmax =
Ldie
hsolder
· (αsub − αdie) ·∆Tj (3.9)
Nf = a
(
Ldie
hsolder
· (αsub − αdie) ·∆Tj
)−b
(3.10)
This is the same as the bond wire failure, it needs to be examined whether the assumption
of Coffin-Manson Law holds. According to Ochiai [70], the shear modulus of solder changes
with temperature. It decreases from 10 Gpa at room temperature (25 ) to 5 GPa at 100
. The minimum value is used to obtain the largest possible yield strain. The yield strength
of SnAg solder is around 30 MPa according to [71]. The yield strain of this solder can be
calculated using Eqn. 3.6, giving a value of 6×10−3. The typical thickness of the die-attach
solder layer is from 50 to 100 µm; the average value is used in this calculation. The length of
the chip of the selected module is 4 mm and the CTE mismatch between Si and Cu is 14.5
ppm/K. Substituting these values into Eqn. 3.9 gives the minimum ∆Tj needed for plastic
deformation as 8 . This is even lower than that required for the plastic deformation of Al
wire, thus the assumption of Coffin-Manson Law holds.
The solder fatigue process is complex. Some papers state that the lifetime is not only
depends on the temperature cycle amplitude (∆Tj), but also the mean temperature (Tm),
the frequency of the cycle (f), and the dwelling time (td) [72, 73]. Norris and Landzberg
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modified the conventional Coffin-Manson relationship and proposed a model which considers
f , maximum junction temperature (Tjmax) and ∆Tj as variables [74], as shown in Eqn.
3.11. Here, Ea is the activation energy and k is the Boltzmann’s constant. However, more
experimental data is needed in order to extract the parameters of this model, which leads
to a longer investigation and higher cost.
Nf = A · fB ·∆T aj · exp
(
Ea
kTjmax
)
(3.11)
3.3 Brief Introduction to Other PowerModule Failures
Other failure mechanisms of power modules have also been observed by researchers, although
not as frequent as the two main failures [4, 75]. They are briefly reviewed in this section.
Bond wire heel cracking is mainly observed after a long endurance test especially when
the wedge bonding process is not optimised [4]. This failure is also caused by the thermo-
mechanical stress during temperature cycles. When the temperature increases, the wire will
expand and flex, generating a stress at the bond heel which leads to the fatigue. However,
it is reported that this failure mechanism is slower than the bond wire lift off even when the
bonding process is not optimised.
Die fracture failure may occur during temperature cycles when defects within the Si chip
are present. Microcracks might be developed in the manufacturing processes such as crystal
growth, wafer scrubbing and slicing [75]. Tensile and shear stresses are generated when the
chip exercises temperature cycles. Hence the manufacturing defect may develop into a crack
and grow gradually by fatigue propagation, which may eventually lead to a die fracture
failure. Brittle fracture of the die can occur suddenly without any plastic deformation when
the initial defect exceeds a critical size.
The IGBT gate oxide also faces reliability problems. Gate oxide slow trapping could occur
after long term operation due to the diffusion of electrons into the silicon-oxide interface. The
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presence of electrons shifts the gate threshold voltage and decreases the switching speed of the
device, which may eventually cause system failures in high frequency operation applications.
This type of failure also needs to be considered in high temperature applications since the
electron trapping process could be accelerated by increasing the temperature or electric
field [9]. The gate oxide might breakdown at low electric fields after a long period, which
is called the time dependent dielectric breakdown (TDDB) [76]. Some research shows that
long term operation at high temperatures (e.g. 250 ) is not practical for gate oxide [77]
while others report the opposite [78]. Therefore, more investigation is needed in this area.
Corrosion is more frequently observed in early generation of power modules where the
Al wires and chip metallisation are exposed to air. A thin oxide layer grows on the surface
of the metals. Current power modules contain silicone gel to protect the metal from the
environment. However modules that operate in harsh environments still suffer damage from
corrosion, therefore special design is needed [9].
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4 Inverter Electrothermal Model
As discussed in chapter 1, the junction temperature (Tj) is one of the key parameters that
affect the IGBT module lifetime. However, Tj is difficult to measure directly during the
inverter operation since it is buried in the module package. This chapter introduces an
inverter electrothermal model implemented in PLECS which is a tool for high speed simula-
tions of power electronic systems in Matlab/Simulink. The aim of this model is to simulate
Tj during operation with a certain mission profile. To speed up the simulation the inverter
model interpolates power dissipation from LUTs rather than running the device models each
time switching losses are required, which are relatively slow. The LUTs are generated by run-
ning the IGBT and diode models [20,79] under different operating conditions. The thermal
networks are extracted from the heating waveforms of IGBT junction and case temperatures
which are measured on a power cycling rig. After putting together all this information, Tj
can then be calculated with the power dissipation and thermal networks according to the
heat conduction equation.
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4.1 Parameterisation of Device Switching Model
An important reason for circuit simulation in power electronic systems is to estimate the
device power losses under different operating conditions. The instantaneous switching power
loss of a device is far higher than its conduction power loss. Therefore the switching loss
cannot be ignored under high frequency operation although the switching period is short.
Consequently, the power loss cannot be simply calculated by P = V ·I. Calculating switching
losses require an accurate physics based device model, since lots of device parameters are
highly temperature dependent as discussed in chapter 2. Furthermore, a careful parameter
extraction sequence is needed to ensure the simulation results match the experimental curves
at different operating conditions.
A two-step parameter extraction method for the device models is described in [41] and
its accuracy at different temperatures is shown in [22]. In the first step of the extraction
procedure, an inductive switching test is required to record the IGBT and diode switching
waveforms at different temperatures. Six diode parameters and twelve IGBT parameters (for
NPT IGBTs) are required in order to create an accurate simulation. In the second step, an
optimisation procedure is designed to refine the parameters. A summary of the extraction
process is shown below:
1. Measure the device switching waveforms from inductive switching test.
2. Initial estimation based on the device datasheet, empirical value range and the mea-
sured switching waveforms.
3. Simulation of the device switching model using the estimated parameters.
4. Compare the simulated waveforms with the measured waveforms and calculate the
error between them.
5. Modify the parameters to minimize the error.
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Figure 4.1: Circuit diagram for the inductive switching test.
4.1.1 Inductive Switching Test
Some parameters, such as carrier lifetime, need to be extracted from the device switching
waveform. Therefore, an inductive switching test is designed to record the switching wave-
forms of both IGBT and diode at different temperatures. Fig. 4.1 shows the detailed circuit
diagram for the inductive switching test. A half-bridge IGBT module SKM50GB123D is
selected for the investigation. One IGBT module is placed in an environmental chamber
where temperature can be controlled from -75  to 200  (Tenney TUJR environmental
test chamber). When IGBT2 is switched on, current flows through the inductor L0, stray
inductance Ls, diode series inductance Ld, IGBT2 and Kelvin emitter inductance Le. When
IGBT2 is switched off, the inductor L0 is discharged via Diode1.
A digital phosphor oscilloscope (Tektronix TD55054B) is used to record the switching
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Figure 4.2: Inductive switching waveforms at 30  (left) and 130  (right).
waveforms of the IGBT collector-emitter voltage drop (VCE, purple), IGBT gate-emitter
voltage (VGE, orange), voltage across diode1 (VAK , cyan) and collector current (IC , yellow).
The operation parameters of the inductive switching test are listed below:
Rg = 27 Ω, IC = 40 A, VGG = 17 V , L0 = 1.78 mH , VDC = 200 V .
The temperature of the environmental chamber is changed from 30  to 130  and
the switching waveforms are recorded every 20 . Fig. 4.2 shows the examples of recorded
switching waveforms at different temperatures. The waveforms recorded by the digital os-
cilloscope are saved in data files for result analysis. These waveform data are then imported
and filtered in Matlab. More comparative figures are plotted to focus on the temperature ef-
fects on the switching waveforms, as shown in Fig. 4.3. The effect of increasing temperature
can be summarised below:
 Both diode turn-off voltage overshoot and its slope dVAK/dt are reduced.
 Both IGBT turn-off voltage overshoot and its slope dVCE/dt are reduced.
 IGBT turn-on current overshoot is increased while its slope dIC/dt is not affected.
 IGBT turn-off delay time is longer.
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Figure 4.3: Comparison of switching waveforms at different temperatures.
78
4.1 Parameterisation of Device Switching Model
When the temperature increases, the Si intrinsic carrier density increases exponentially
according to Eqn. 2.2. The effective doping concentration increases with temperature as
well [80]. Both of effects lead to a higher carrier density in the N- drift region. The rate of
carrier extraction is constant since it is determined by the circuit inductance. Therefore a
longer time is needed to extract the stored carriers which leads to a greater IGBT turn-on
current overshoot. The depletion layer in diode N- drift region builds up slower since it
takes more time to push the stored charge out. Consequently, both the dVAK/dt and VAK
overshoot are smaller.
In the case of IGBT turn-off, more free carriers are stored in the N- drift region. Similar
to diode turn-off, it takes more time to push the stored charge out. The depletion layer in the
IGBT N- drift region builds up slower hence both dVCE/dt and VCE overshoot are smaller.
Furthermore, the threshold voltage VTH decreases according to Fig. 2.17. Therefore, it takes
more time for VGE to drop below VTH , which leads to a longer turn-off delay time.
4.1.2 Initial Parameter Extraction of Device Switching Model
The goal of the parameter extraction is to fit the simulation results with the experimental
waveforms, especially VAK , VCE and IC , since they are used to calculate the power loss. There
are three parameter extraction methodologies employed in the initial extraction procedure:
estimation based on empirical value range, extrapolation according to device datasheet and
extraction based on device switching waveforms. Table 4.1, 4.2 and 4.3 summarise the initial
parameter extraction methods for diode, IGBT and circuit respectively.
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Table 4.1: Initial parameter extraction of diode.
Symbol (unit) Description Extraction method
A (cm2) Active die area A = IF/J ,
where IF is the average forward DC current
and J is the maximum current density of
diode, normally between 100 and 150A·cm−2
τHL (µs) High-level lifetime τHL = QRR/IF ,
where QRR is the reverse recovery charge
Wd (µm) Drift region width VDB = bWd/ln(aWd),
where VDB is the break down voltage, a and
b are constants, a = 1.07 × 106 cm−1 and
b = 1.65× 106 V · cm−1
NB (cm
−3) Drift region doping Normally between 6×1013 and 2×1014 cm−3
hn (cm
4 · s−1) Electron recombina-
tion coefficient
Initial estimation of 1× 10−14 cm4 · s−1
hp (cm
4 · s−1) Hole recombination
coefficient
Initial estimation of 1× 10−14 cm4 · s−1
Table 4.2: Initial parameter extraction of IGBT.
Symbol (unit) Description Extraction method
VTH (V ) MOS threshold
voltage
Extract from forward IV characteristics or
use the value given in datasheet
KPL (A · V −2) MOS
transconductance
coefficient
Extract from forward IV characteristics as
shown in Fig. 4.4:
KPL = IMOS/V
2
DS = b · Ic/[(b+ 1)V 2DS],
where b is the ratio of electron and hole mo-
bilities
λ (V −1) Short channel
parameter
Extract from forward IV characteristics as
illustrated in Fig. 4.4
CGE (nF · cm−2) Gate-emitter
capacitance
CGE ≈ Cies,
where Cies is the IGBT input capacitance
Continued on next page
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Table 4.2 – continued from previous page
Symbol (unit) Description Extraction method
COX (nF ) Oxide capacitance COX = max(Cres)/(A · ai),
where Cres is the IGBT reverse capacitance
A (cm2) Effective die area Measured by opening device package or esti-
mated from the formula: A = ICM/J ,
where ICM is the peak collector current from
the RBSOA curve given in the datasheet and
J is the maximum current density of IGBT,
normally between 100 and 250 A · cm−2
ai Ratio of inter-cell to
total die area
ai ≈ min(Cres)/min(Coes),
where Coes is the IGBT output capacitance
NB (cm
−3) Doping concentration
of N- drift region
Typical NB value for simulation is 1 ×
1014 cm−3 or NB = 2.88× 1017 × V −1BR,
where VBR is the breakdown voltage from
datasheet plus 150 to 200 V typical margin
for general IGBTs
Wd (µm) Drift region width Wd = (ǫ · Ec)/(q · NB) (for NPT IGBT) or
Wd = ǫ(Ec−
√
E2c − 2q ·NB · VBR/ǫ)/(q·NB)
(for PT IGBT),
where Ec is the Critical electrical field value
for silicon, Normally between 2×105 and 3×
105 V · cm−1, q is the unit electron charge
(1.6×10−19 C), ǫ is the permittivity of silicon
(1.04× 1012 F · cm−1)
Continued on next page
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Table 4.2 – continued from previous page
Symbol (unit) Description Extraction method
τHL (µs) Carrier high-level life
time in N- drift region
Extracted from the turn-off current tail, it is
estimated as the time constant of exponential
current decay curve. Fig. 4.5 shows the life-
time extraction region of the turn off current
tail.
τBF (µs) Carrier lifetime in N
buffer layer (PT)
Similar to high-level life time extraction. The
effective lifetime of PT IGBTs change with
clamp voltage, therefore it need to perform
under several clamp voltages. Fig. 4.6 shows
the lifetime extraction for PT IGBTs.
hp (cm
4 · s−1) Electron recombi-
nation coefficient in
emitter (NPT)
Initial value is set to be 1 × 10−12 cm4 · s−1.
Increase hp reduces the level of stored charge
and therefore reduce Ic(0+) in Fig. 4.5.
WH (µm) Width of N buffer
layer (PT)
Typical value is 4 to 10 µm
NH (cm
−3) Doping concentration
of N buffer layer (PT)
Typical value is 1016 to 1017cm−3
Isne (A) Minority carrier satu-
ration current (PT)
Typical value is 10−14 to 10−12 A
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Figure 4.4: Forward V-I characteristics of IGBT for parameter extraction.
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Figure 4.5: IGBT turn off current waveform.
4.1.3 Optimisation of the Extracted Parameters
An optimisation procedure is needed to refine the initial extracted parameters and obtain a
better fit between simulation and experimental waveforms. It contains three steps: run the
circuit simulation with estimated parameters, compare the simulated waveforms with the
experimental waveforms and calculate the error figure, modify the estimated parameters to
minimize the error.
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Figure 4.6: Effective lifetime extraction under different clamped voltage for PT IGBT.
Table 4.3: Initial parameter extraction of diode.
Symbol (unit) Description Extraction method
Ls (H) Circuit stray
inductance
Ls = (VCM − VDC)dt/dIc,
where VCM is the peak IGBT collector volt-
age during turn-off, VDC is the DC supply
voltage
Le (H) Kelvin emitter
inductance
Typical value is 5 to 20 nF for 1 cm2 IGBT
τload (s) Load time constant τload ≈ R0 × L0
The goal of the optimisation process is to estimate the switching loss accurately. A possi-
ble method is to compare the salient points, such as IGBT turn on voltage overshoot, diode
reverse recovery time. With only small amount of points to match, the computation time
of this method is shortened by sacrificing the accuracy. A much more accurate method is
to calculate the sum of squared errors at each time point between simulation and experi-
mental waveforms. Normalized errors are used to avoid the unit mismatch between different
parameters, such as current and voltage. The synchronisation of the waveforms is required
to avoid the errors in di/dt and dv/dt. It is carried out by aligning the gate drive signals,
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which are square waves, of the simulation and experiment.
The error figure may be based on either instantaneous power dissipation waveforms or
current and voltage waveforms. One disadvantage of the former method is the loss of in-
dependence of the current and voltage waveforms, since the same power can be maintained
by current increasing and voltage decreasing and vise versa. Matching voltage and current
waveforms will tend to ensure the instantaneous power dissipation waveform is matched as
well. Therefore the sum of the normalized squared errors for the current and voltage wave-
forms at both turn-on and turn-off is selected as the error figure, as shown in Eqns. 4.1 and
4.2.
fe = SSE(
VCE,on
VDC
) + SSE(
IC,on
IF
) + SSE(
VCE,off
VDC
) + SSE(
IC,off
IF
) (4.1)
SSE(x) =
N∑
n=1
(xsim(n)− xmeas(n))2 (4.2)
Finally, the optimisation process can be summarised below:
1. Run the simulation with the initial extracted parameters and calculate the base error
fe.
2. Run the simulation at each surrounding point (±∆xi for each parameter xi) and cal-
culate the error.
3. Find the lowest error, if it is lower than the base error, set it as the new base point;
else the minimum error appears at the current base point and the search is terminated.
4. Change the same parameter in the same direction as in step 3, and evaluate the error.
If the error is still lower, this becomes the new base point; else return to step 2.
Fig. 4.7 shows the simulation results (solid line) compare with experiment waveforms
(dashed line) at both 30  and 130 . It is obvious that the simulation waveforms fit the
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Figure 4.7: Comparison of simulation and experimental switching waveforms at different
temperatures.
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experimental results well. The main contribution of errors are the turn off voltage oscillations
and VCE turn on plateau, which may be due to the simplification of the device model (only
the drift region part is physically based).
4.1.4 Look Up Tables for IGBT and Diode Power Loss
LUTs are used in large time scale inverter simulations to speed up the computation. With
accurate device switching models, the IGBT and diode switching power loss LUTs can be
built by running the simulation at different voltages, currents and temperatures. However,
the simulation only gives the instantaneous power dissipation. The switching loss is the
integration of the instantaneous power dissipation over the switching region. Therefore it is
essential to find out the switching start and end points. The following algorithm is used, its
Matlab code is available in Appendix C.2.
a. Find IGBT turn-on/off start points ti1/ti3, and on/off state stable point mid1/mid2 which
are fixed time stamp defined in the simulation.
b. Find the maximum extreme point max ext between ti1 and mid1, and compare each
maxima point ext(x) between max ext and mid1 with on-state power loss sPi(mid1),
if ext(x) ≤ 1.5 × sPi(mid1) then IGBT turn-on end point ti2 is ext(x); else, it is the
first point sPi(ti2), which meets the requirement, between the last maxima point and
mid1.
c. Use the same method to find IGBT turn-off end point and diode turn-off/on end point.
Fig. 4.8 shows an example of locating the IGBT turn-off end point. The red cross
indicates the maxima point of the power curve, the green cycle indicates the located IGBT
turn off end point by the above algorithm. The remaining switching end points of IGBT
and diode can be located by following the same algorithm. Run the device switching model
at different voltages (100 V, 200 V, 300 V, 400 V), currents (10 A, 20 A, 30 A, 40 A, 50 A)
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Figure 4.8: Demonstration of the algorithm for determine the switching region.
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Figure 4.9: IGBT and diode switching loss LUTs. Top-left: IGBT turn-on loss; top-right:
IGBT turn-off loss; bottom left: diode turn-on loss; bottom right: diode turn-off loss.
and temperatures (30 , 70 , 110 ). The switching loss (Eon/Eoff ) can be calculated by
integrating the power loss between ti1/ti3 and ti2/ti4. Fig. 4.9 shows the LUTs of IGBT and
diode switching loss.
IGBT and diode on-state loss can be calculated from their forward IV characteristics.
Three IGBT modules are randomly selected and placed in the environmental chamber. The
IV characteristics of these IGBTs and diodes are measured by a curve tracer at different
temperatures (30 , 70 , 110 ). Fig. 4.10 shows the IV characteristics for both IGBT
and diode at different temperatures.
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Figure 4.10: IGBT (left) and diode (right) on-state power loss LUTs
4.2 Thermal Network Extraction for IGBT Module
and Heatsink
As discussed in chapter 2, temperature affects the behavior of power semiconductor devices
greatly, since many of their properties are strongly temperature dependent. Therefore ther-
mal models for an IGBT module and heatsink are required in order to simulate the device
junction temperature during inverter operation. In this section, the principles of heat prop-
agation are introduced, followed by a practical thermal network extraction and optimisation
method.
4.2.1 Principles of Heat Propagation
The propagation of heat in a system can take place in three different ways, convection,
radiation or conduction. In solid materials, such as electronic devices, conduction is the
dominant heat transfer method. Eqn. 4.3 describes the heat conduction in a homogeneous
isotropic material [81]. The heatflow is assumed to be one-dimensional for simplification.
∂2T
∂x2
=
c · ρ
λth
· ∂T
∂t
(4.3)
Where, λth is the heat conductance, c is the thermal capacitance, ρ is the density of the
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Figure 4.11: Electrical transmission line equivalent circuit diagram (Cauer network) for
modeling heat conduction properties.
material, T is the temperature and x is the coordinate in the direction of heat propagation.
In the case of heat conduction in solid media, there is no direct comparison for the
electrical term of inductance, and a volume element cannot cool itself. This can be described
formally by both inductance and transverse conductance equal to zero. Applying these
restrictions to the transmission line equation [81], it can be simplified in the form of Eqn.
4.4, which has the same structure as heat conduction equation.
∂2V
∂x2
= C · R · ∂V
∂t
(4.4)
Where, V is the voltage, x is the coordinate in the direction of current flow, C is the
capacitance per unit length and R is the resistance per unit length.
According to Kirchhoff’s research [81], “Two different forms of energy behave identically
when the basic differential equations which describe them have the same form and the
initial and boundary conditions are identical”. Therefore, the heat conduction process can
be modeled by a transmission line style equivalent circuit diagram which consists of RC
elements only, as shown in Fig. 4.11. The equivalences between electrical and thermal
variables are listed in Table 4.4.
91
4.2 Thermal Network Extraction for IGBT Module and Heatsink
Table 4.4: Comparison of equivalences between thermal and electrical variables.
Thermal Electrical
Temperature T in K Voltage U in V
Heat flow P in W Current I in A
Thermal resistance Rth in K ·W−1 Resistance R in Ω
Thermal capacitance Cth in J ·K−1 Capacitance C in F
The Cauer network, although it is mathematically complicated, refers to the physics of
equivalent circuit diagram of heat conduction and is the only network that is able to describe
the internal temperature distribution of the system correctly. In this work, only the IGBT
and diode junction temperatures are of interest, hence another equivalent circuit diagram
can be used, such as the Foster network shown in Fig. 4.12. Each individual RC element
of Foster network represents one term of a partial fractional division of the thermal transfer
function of the system, whereby the order of the individual terms is arbitrary [81]. It is clear
that Foster network is mathematically simple and the thermal impedance can be described
by Eqn. 4.5:
Zth(t) =
n∑
i=1
Rthi(1− e−
t
Rthi·Cthi ) (4.5)
A two RC element Foster network is selected in this work for simplicity. All thermal
power generated by the IGBT chip is assumed to conduct from junction to case. Therefore
the thermal impedance Zth can be extracted from the heating curves of junction Tj and case
Tc temperature by Eqns. 4.6 and 4.7:
Tj(t)− Tc(t)
P (t)
=
∑
Rthi(1− e
−t
Rthi·Cthi ) (4.6)
P (t) = VCE(t) · Ic ·D (4.7)
where, VCE(t), Tj(t) and Tc(t) are measured during a designed test, D is the duty ratio
of the power supply and IC is the IGBT collector current.
92
4.2 Thermal Network Extraction for IGBT Module and Heatsink
P
Rth1 Rth2 Rthn
Cth1 Cth2 Cthn
T
Figure 4.12: Electrical transmission line equivalent circuit diagram (Foster network) for
modeling heat conduction properties.
4.2.2 Initial Thermal Network Extraction
A test is designed to measure the temperature and voltage curves for the thermal impedance
extraction, its circuit diagram is shown in Fig. 4.13(a). IGBT forward voltage drop VCE at
100 mA is selected as a temperature sensitive parameter to sense IGBT junction temperature
since it decreases linearly with increasing temperature [82]. A cyclic load current is supplied
to the DUT by turning off the switch every 0.5 s since Tj can only be measured when IC = 100
mA. Tj , Tc, and water temperature at the inlet (Twin) and outlet (Twout) of the heatsink are
recorded at time point 2 of each load cycle, as shown in Fig. 4.13(b). This process takes
about 0.05 s, therefore the duty ratio D is 0.9. VCE at load current is measured and recorded
at time point 1 of each load cycle, as shown in Fig. 4.13(b). The heating phase terminates
when the system is thermally stable. The detailed control flow chart diagram for the thermal
impedance extraction test is shown in Appendix D.1. Fig. 4.14 shows the temperature and
voltage curves of one IGBT recorded in this test, as well as its fitted thermal impedance.
The thermal network can also be extracted from cooling curves. The switch is turned off
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Figure 4.13: Thermal network extraction
during the cooling phase, hence Tj can be recorded continuously in this phase. However in
this case, as the heat conducts from junction to case, Pjc cannot be calculated electrically.
Therefore the heat carried away by water Pwater is used to estimate Pjc indirectly. The
thermal impedance can be extracted from Eqns. 4.8 and 4.9. The recorded temperature
curves and extracted thermal impedance are shown in Fig. 4.15.
Tj(t)− Tc(t)
P (t)
=
∑
Rthi · e
−t
Rthi·Cthi (4.8)
Pjc ≈ Pwater = Cwater ·mwater ·∆T = Cwater · ρwater · Vwater · (Twout − Twin) (4.9)
Comparing the results fitted from the above two extraction methods, the former appears
to be more accurate. The thermal networks extracted from both methods are based on the
temperature differences between junction and case. The temperature difference during heat-
ing (30 as shown in Fig. 4.14) is much greater compared with that during cooling (2 as
shown in Fig. 4.15). Furthermore, the power estimated by the second method is based
on the temperature difference between the input and output water, which is also relatively
small. Ideally, both methods should come to the same result. However, noise is unavoidable
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fitting result (down).
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Figure 4.15: Junction to case thermal impedance extraction: cooling curves (left) and
fitting result (right).
for experimental measurements. In the case of thermal couples, the measurement noise is
roughly ±2 . Therefore the affect of noise on the thermal network extracted from cooling
curves is much greater than that on the heating curves.
Fig. 4.16 shows the Rth of 22 IGBT modules extracted from both the heating curve
and the cooling curve. The results illustrate that the Rth extracted from heating curves are
greater than that from cooling curves. This is because the heat carried away by water during
cooling is the sum of power discharged from the thermal capacitance between junction and
case and the power discharged by the heatsink. Hence Pwater > Pjc which consequently leads
to a smaller Rth.
4.2.3 Optimisation of Extracted Thermal Network
Both methods introduced in section 4.2.2 introduce errors from assumptions, measurements,
filtering and curve fitting. A careful optimisation process is needed to approach a more
accurate simulation. An electrothermal model is built in PLECS to simulate the thermal
network extraction test, as shown in Fig. 4.17. The IGBT is fed with a constant 45 A current
during heating phase to keep the power dissipation the same as that in the experiment. The
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Figure 4.16: Comparison of two thermal impedance extraction methods.
IGBT and diode power loss LUTs and initial extracted thermal networks are used to describe
the electrical and thermal behavior of the module. The Thermal Chain block, which is a
build in block in PLECS, consists of a two-level Cauer network and is used to represent the
thermal behavior of the heatsink. The extracted network from experiment is Foster, hence a
transformation is necessary. This can be done with the build in function in PLECS. TvarG is
set to be the average water temperature. The optimisation process is similar to that described
in section 4.1.2. Each element of the thermal network of the IGBT module and heatsink is
modified to locate the minimum error figure between simulation results and experimental
waveforms. Fig. 4.18 shows the simulation results before and after the optimisation. Clearly,
better fitting between simulation and experimental waveforms is achieved after optimisation.
The extracted Cauer network before and after optimisation for both IGBT module and
heatsink is listed in Table 4.5. Here, t1 and t2 indicates the time constant for each level
of RC network. It need to be noted that the change of the time constant may due to the
measurement error or due to the inadequate of thermal network levels. A more complected
thermal model can be used to increase the accuracy of the simulation.
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Figure 4.18: Simulation of thermal impedance extraction test
Table 4.5: Thermal networks before and after optimisation.
Cauer network R1 (K/W) C1 (J/K) t1 (s) R2 (K/W) C2 (J/K) t2 (s)
IGBT
Initial 0.04733 2.136 0.101 0.1965 12.88 2.492
Optimized 0.22 1.8 0.396 0.02 36 0.72
Heatsink
Initial 0.2964 0.2063 0.061 0.05873 3.195 0.188
Optimized 0.32 0.2 0.064 0.02 800 16
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There are many different topologies currently available for inverter design. Multilevel power
inverters have been receiving increased attention in the past few years for high power ap-
plications [83, 84]. The main advantage of this type of topology is the ability to attain a
higher operating voltage with limited maximum device rating as well as fewer harmonics
in the output current waveform. However, more semiconductor devices are needed and the
control is more complicated. The main aim of this work is to present a method to predict
the inverter lifetime. Therefore, the basic three-phase half-bridge inverter topology is se-
lected for simplicity. PLECS is used as the circuit simulator since it runs fast, is simple to
understand and supports user defined thermal description for the power devices.
4.3.1 Main Electrical and Thermal Circuit
A three-phase half-bridge inverter model is built in PLECS, which implements the electrical
and thermal models introduced in the last two sections to obtain Tj form a particular mission
profile. Its main electrical and thermal circuit is shown in Fig. 4.19. Each pair of IGBTs
and free wheel diodes share a heatsink since they are geometrically located close to each
other and are mounted on the same DCB. The parameters of each IGBT are exactly the
same in the simulation, hence the junction temperatures of each IGBT are almost the same
during operation. Consequently, the assumption is made that there is no heat flow between
the each heatsink. The water temperature is assumed to be constant and is set to be the
initial temperature of the system.
4.3.2 Gate Drive Control: Space Vector PWM
The space vector pulse width modulation (SVPWM) technique has been widely investigated
since 1990s’. Compared with the carrier based sine-triangle PWM (SPWM), SVPWM gives
a higher output voltage for the same DC bus voltage, better harmonic performance and
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Figure 4.19: Main electrical and thermal circuit of a three phase half bridge inverter.
lower switching frequency which leads to lower switching loss [85, 86].
Fig. 4.20 shows the electrical circuit diagram for a three-phase voltage source PWM
inverter to help explain the principles of SVPWM. S1 to S6 are six power IGBTs that are
controlled by the switching variables a, a’, b, b’, c and c’ respectively (1 is on and 0 is off).
In order to avoid a short circuit in the DC bus, the lower IGBTs are switched off when the
upper IGBTs are switched on and vice versa. Therefore a’=-a, b’=-b and c’=-c. The on
and off states of the IGBTs can be used to determine the inverter output voltage according
to Eqns. 4.10 and 4.11.


Vab
Vbc
Vca

 = Vdc


1 −1 0
0 1 −1
−1 0 1




a
b
c

 (4.10)


Va
Vb
Vc

 = Vdc3


2 −1 −1
−1 2 −1
−1 −1 2




a
b
c

 (4.11)
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Figure 4.20: Main electrical circuit of three phase inverter.
From Eqn. 4.11, it is clear that the maximum phase voltage is 2Vdc/3, while the maximum
phase voltage of SPWM is only Vdc/2. There are eight possible combination of on and off
patterns for the inverter controlled by SVPWM signal. The output line and phase voltages
in terms of Vdc can be calculated from Eqns. 4.10 and 4.11 and are listed in Table 4.6.
To implement the SVPWM, a reference voltage vector Vref is sampled at a sampling fre-
quency fs. The reference voltage vector can be obtained by either measurement or estimation
of the three phase load voltage. By applying the abc-αβ transformation, the reference volt-
Table 4.6: Switching vectors, line voltages and phase voltages in each voltage vector
Voltage vectors
Switching Vectors Line voltages Phase voltages
a b c Vab Vbc Vca Va Vb Vc
V0 0 0 0 0 0 0 0 0 0
V1 1 0 0 1 0 -1 2/3 -1/3 -1/3
V2 1 1 0 0 1 -1 1/3 1/3 -2/3
V3 0 1 0 -1 1 0 -1/3 2/3 -1/3
V4 0 1 1 -1 0 1 -2/3 1/3 1/3
V5 0 0 1 0 -1 1 -1/3 -1/3 2/3
V6 1 0 1 1 -1 0 1/3 -2/3 1/3
V7 1 1 1 0 0 0 0 0 0
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age vector can be described as a rotating vector on a two dimensional perpendicular frame
at an angular frequency of ω = 2πf , where f is the grid frequency. The equations in the
abc reference frame can be transformed into the stationary α-β reference frame according to
Eqn. 4.12.

fα
fβ

 = 2
3

1 −12 −12
0
√
3
2
−
√
3
2




fa
fb
fc

 (4.12)
Where f denotes either voltage or current variable.
The objective of the SVPWM technique is to approximate the reference voltage vector
Vref using the eight voltage vectors. The eight voltage vectors on the stationary reference
frame are shown in Fig. 4.21. The reference voltage in each sector can be described by its
adjacent stationary voltage vectors according to Eqn. 4.13.
Vref =
Tk
Ts
Vk +
Tk+1
Ts
Vk+1 (4.13)
Where, Tk and Tk+1 are the dwelling time for Vk and Vk+1 respectively, Ts is the switching
period (Ts = 1/fs), k is the sector that Vref is in.
The reference angle θ, which is defined as the angle between the reference voltage vector
Vref and axis α, is used to determine the sector in which the reference voltage vector Vref is
located at a given time. θ can be calculated by Eqn. 4.14
θ = tan−1(
Vrefβ
Vrefα
) (4.14)
However, θ calculated from Eqn. 4.14 always lies between −π/2 and π/2, which cannot
represent the left side of the reference frame. Therefore, it is necessary to find a unique
condition to represent each sector, as shown in Table. 4.7. Define VrefA, VrefB and VrefC
by Eqns. 4.15, 4.16 and 4.17 respectively. If VrefA > 0, A = 1; otherwise A = 0. B and
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Figure 4.21: Basic switching vectors and sectors.
C follow the similar rule. N, which is one to one correspond with sector number k, can be
calculated according to Eqn. 4.18 [87]. The sector selector model is built according to above
definitions and is shown in Fig. 4.22.
Table 4.7: Necessary and sufficient conditions for each SVPWM sector.
Sector k Conditions A B C N
1 0 ≤ Vrefβ <
√
3Vrefα 1 1 0 3
2
0 ≤ √3Vrefα ≤ Vrefβ or
0 < −√3Vrefα < Vrefβ 1 0 0 1
3 0 < Vrefβ ≤ −
√
3Vrefα 1 0 1 5
4
√
3Vrefα < Vrefβ ≤ 0 0 0 1 4
5
Vrefβ ≤
√
3Vrefα ≤ 0 or
Vrefβ < −
√
3Vrefα < 0
0 1 1 6
6 −√3Vrefα ≤ Vrefβ < 0 0 1 0 2
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Figure 4.22: Sector selector model.
VrefA = Vrefβ (4.15)
VrefB =
√
3Vrefα − Vrefβ (4.16)
VrefC = −
√
3Vrefα − Vrefβ (4.17)
N = A+ 2B + 4C (4.18)
The aim of the modulation method is to control the switching sequence of the inverter
to output the desired voltage or current. Therefore, one important step is to determine the
dwelling time for each IGBT. They can be calculated with a known Vref and k according to
Fig. 4.21. In the case of k = 1, Eqns. 4.19 and 4.20 can be obtained.
|V1|T1 + |V2|T2cosπ
3
= VrefαTs (4.19)
|V2|T2sinπ
3
= VrefβTs (4.20)
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Knowing that |V1| = |V2| = 2Vdc/3. T1, T2 and T0 can be calculated by solving Eqns.
4.19 and 4.20:
T1 =
3Vrefα −
√
3Vrefβ
2Vdc
Ts (4.21)
T2 =
√
3Vrefβ
Vdc
Ts (4.22)
T0 = T7 =
Ts − T1 − T2
2
(4.23)
Eqns. 4.21, 4.22 and 4.23 are derived in sector 1 and can be expanded to the other five
sectors. In order to simplify the description, X , Y and Z are defined by Eqns. 4.24, 4.25
and 4.26 respectively. Table 4.8 shows the dwelling time of the basic space voltage vector in
each sector.
X =
√
3Vrefβ
Vdc
Ts (4.24)
Y =
√
3Vrefα + 3Vrefβ
2Vdc
Ts (4.25)
Z =
−√3Vrefα + 3Vrefβ
2Vdc
Ts (4.26)
Table 4.8: The dwelling time of basic space voltage vector in each sector.
Sector 1 2 3 4 5 6
Tk -Z Z X -X -Y Y
Tk+1 X Y -Y Z -Z -Z
In the case of over modulation when Tk + Tk+1 > Ts, the output waveforms will lead to
major distortions [87]. Some modifications are needed:
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Figure 4.23: SVPWM switching patterns in sector 1.
T ′k =
Tk
Tk + Tk+1
Ts (4.27)
T ′k+1 =
Tk+1
Tk + Tk+1
Ts (4.28)
There are three switch points in each sector: Ta, Tb and Tc. The switching time is
arranged according to the first half of the switching period. The other half is simply the
reflection of the first half. Fig. 4.23 shows the switching patterns in sector 1 for SVPWM
modulation. In order to simplify the description, T ′a, T
′
b and T
′
c are defined by Eqns. 4.29,
4.30 and 4.31 respectively. Table 4.9 shows the switch time of each inverter leg in each sector.
The structure of SVPWM generator is shown in Fig. 4.24.
T ′a =
Ts − Tk − Tk+1
4
(4.29)
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Table 4.9: IGBT switching time in each sector.
Sector 1 2 3 4 5 6
Ta T
′
a T
′
b T
′
c T
′
c T
′
b T
′
a
Tb T
′
b T
′
c T
′
a T
′
b T
′
c T
′
c
Tc T
′
c T
′
a T
′
b T
′
a T
′
a T
′
b
3
2
1
Dwelling time:2
Tk'
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Figure 4.24: SVPWM generator model.
T ′b = T
′
a +
Tk
2
(4.30)
T ′c = T
′
b +
Tk+1
2
(4.31)
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Chapter
5
Design of the Power Cycling Rig and
Test
In actual applications, converters are not always working under constant load stresses. Hence
Tj would fluctuate as the load stress varies. The temperature cycle and CTE mismatch
between adjacent layers could cause a cyclic shear stress hence lead to the fatigue failures
of IGBT modules. Therefore, Tj is a key parameter that affects the lifetimes of IGBT
modules. As discussed in chapter 3, IGBT die-attach solder and bond wire suffer the highest
thermomechanical stresses. Power cycling tests are designed in order to investigate how the
cyclic temperatures affect the device lifetime and which failure mechanism is the dominant.
The aim of such test is to develop a thermomechanical model to predict the device lifetime
during inverter operation. Therefore, the requirements of this rig are listed below:
 Record the maximum and minimum of Tj/Tc of each IGBT during every cycle.
 Record the maximum VCE of each IGBT during heating.
 Constant amplitude for each temperature cycle.
 Heating and cooling the IGBT modules as fast as possible.
 Degradation checks in each cycle to monitor the conditions of each IGBT.
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 Automatic process control and data recording.
 Fault detection and protection throughout the test.
This chapter will introduce the design of both the power cycling rig and tests, as well as
a brief result analysis.
5.1 System Configuration of Power Cycling Test
Power cycling refers to the act of repeatedly turning the device on and then off. An IGBT
chip heats up by the power dissipated in it during the heating phase and cools down by the
heatsink during the cooling phase, which composes a full temperature cycle. The maximum
Tj can be controlled by adjusting the duration of heating period. Fig. 5.1 shows the picture
of the power cycling rig. This rig is controlled by a computer and is capable of testing eleven
half-bridge IGBT modules at the same time. This rig can be divided into three subsystems:
the main electrical system, the water cooling system, and the control and data acquisition
system.
5.1.1 Main Electrical System
The main electrical circuit of the power cycling test rig is shown in Fig. 5.2. Eleven half-
bridge IGBT modules (SKM50GB123D) are connected in series so that the current flowing
through each IGBT chip is the same, this ensures the temperature cycle of each module is
in a similar range. The rated current, 50 A, is supplied to these modules during the heating
phase to obtain the maximum possible heating efficiency. An IGBT module with higher
rating (SKM75GB123D) is selected to work as a switch to control the on/off state of the
main power supply since the switch experiences higher electrical stress. Its gate control signal
is generated by the Labview program. An inductor is connected in the circuit to limit the
current overshoot when the switch turns on. This circuit requires a power supply that can
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Figure 5.1: Power cycling rig designed to investigate the temperature effects on IGBT
module lifetime
work as both voltage source (cooling phase) and current source (heating phase). Therefore,
a programmable DC power supply (Sorensen SGI 100/100) is a reasonable choice. The gate
voltage of the eleven IGBT test modules are kept at 15 V, since the modules are required to
stay on throughout the test. A 100 mA current source is connected to all test modules to
measure Tj indirectly [17]. The principle of the Tj measurement method will be discussed
in the following section.
5.1.2 Water Cooling System
A water cooling system is designed to cool the IGBT modules as quickly as possible. Fig.
5.3 shows the configuration of the system. A chiller (Lauda WK 4600) is used to keep
the cooling liquid at a constant temperature (15 ). All IGBT modules are mounted on a
heatsink. A pump is connected to boost the water flow in order to cool the modules faster.
The path of water flow is controlled by two solenoid valves. In order to shorten the period of
power cycle, water flows through the bypass valve only during the heating phase. In the case
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Figure 5.2: Main electrical circuit diagram of the power cycling rig.
of cooling phase, the low temperature coolant flows through the heatsink to cool down the
IGBT modules. A time gap is applied between the operation of two valves to make sure at
least one valve is turned on. The temperature of the water flow in and out the heatsink are
measured and can be used as an alternative method to estimate the IGBT power dissipation.
5.1.3 Control and Data Acquisition System
The system is controlled by a computer with Labview installed. A data acquisition card (NI
USB-6225 OEM) is selected to collect the experimental data and generate control signals.
Current, water flow rate, Twin, Twout, VCE , Tj and Tc are recorded during each cycle. Detailed
I/O list of the system is available in Appendix D.2.
The overview of the control algorithm of the power cycling test is shown in Fig. 5.4.
The system first runs the initialisation and prepares for the test after it is started. Device
degradation is monitored at the end of each heating phase by comparing the current VCE and
Rth with their initial values. The system turns into cooling phase if no IGBT is degraded.
The counter which indicates current number of cycle is checked after the cooling phase. The
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system starts another cycle and increases the counter by one until it reaches the desired
number of cycle.
Heat sink
V2Cooling Valve
Flow 
meter
Header 
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Bypass Valve
Check
valve
Flow Rate 
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Check
valve V1
To the 
chiller
From the 
chiller
Thermo Probe
(Twin)
ThermoProbe
(Twout)
Figure 5.3: The configuration of water cooling system.
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Figure 5.4: Simplified control algorithm of power cycling test.
The stop procedure is defined and listed below:
1. Turn-off the power supply and the gate drive of the switch; turn-on the cooling valve.
2. Time delay.
3. Turn-off the bypass valve.
4. Turn-on the relevant status LED and turn-off the healthy LED on the front panel.
There are several parameters that need to be set before the test, such as maximum
number of cycles, degradation thresholds and maximum Tc. System initialisation, which
includes 8 steps as shown in Fig. 5.5, is designed to read the preset parameters from the
front panel and ensure the system is ready to run. The initial state of the system is defined
as: the gate drive of the switch is off; the output of power supply is enabled; the bypass
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Figure 5.5: Detailed flow chart for initialisation.
valve is turned off; and the cooling valve is turned on. The water flow rate is checked after
the bypass valve is turned off to guarantee efficient cooling. Power supply is then enabled
with its voltage and current set to be the designed value (80 V and 50 A). After all these
steps, the current number of cycles is loaded from a data file and the system is ready to run.
The detailed flow chart for the heating phase is shown in Fig. 5.6. In this phase, the
bypass valve is turned on and the cooling valve is turned off, hence the coolant stops cooling
the heatsink. The control switch is turned on and 50 A current flows through each IGBT to
heat them up. Current number of cycle (CNC) is updated in the data file in case of losing
data in accidents, such as power shunt or PC restart. All measured data is backed up every
1000 cycles. All parameters that are required to record are measured repeatedly until Tc of
any IGBT reaches the set upper limit (TcH).
Several measured parameters are checked to ensure the system is working correctly. The
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Figure 5.6: Detailed flow chart for IGBT heating phase.
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Table 5.1: General diagnose of system failure by measured data
Parameter that are out of correct range System failure types
IC = 0 A Open circuit failure
VCE < 1 V Short circuit failure
Tc < 15  or Tc > 120 Thermocouple failure
load current (IC) should be maintained around 50 A, hence its upper IcH and lower IcL
limit is set to be 55 A and 45 A respectively. Tc is an important parameter in the test,
since it is used to control the duration of heating and cooling phase which determines ∆Tj .
It is selected for two reasons. On the one hand, Tj can only be sensed when the main
power supply is cut off, while Tc can be measured directly by thermocouples continuously.
On the other hand, if Tj is selected, the increase of Rth would lead to a reduction of the
dissipated energy, which is not realistic for real application conditions; while Tc excludes the
influence of changes in cooling efficiency and includes the effects caused by the changes of
thermal resistance of the module [57]. However as observed in the test, the thermocouple
is not always reliable since it suffers the cyclic thermal stress as well. The two metal wires
which are soldered together sometimes fall apart. Therefore, Tc monitoring is necessary to
guarantee it is measured correctly. Tc for each IGBT are checked to maintain them in a
reasonable range, between 15  and 120 . VCE is another important parameter which is
used as the failure indicator of bond wire damage. VCE of the selected IGBT module at 50
A within the operation is above 2 V. Therefore, any VCE < 1 V normally indicates a short
circuit failure. The system should be stop if that is detected. Several typical system failure
examples and their indicators are listed in Table 5.1.
In the heating phase, the above parameters are measured and monitored continuously
until it terminates when any Tc reaches IcH . Only the last set of the sampling data which
contains the maximum Tc and VCE are recorded, unless the waveform recording is required.
Tj is a key parameter for the power cycling test. One main requirement of the rig is to
maintain a constant ∆Tj for each cycle. Therefore, it is essential to measure the minimum
and maximum Tj for each IGBT throughout the test. The minimum Tj appears at the end
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Figure 5.7: Detailed flow chart for IGBT degradation check.
of cooling phase while the maximum Tj appears at the end of heating phase. However, Tj
can only be measured when the main power supply is cut off, hence the nearest possible
measurement point appears right after the switch is turned off. As discussed in chapter 3,
VCE and Rth are the two failure indicators for bond wire damage and die-attach solder fatigue
respectively. During the power cycling test, Rth for IGBT modules can only be estimated
based on the assumption that the system is thermally stable at the end of heating phase,
according to Eqn. 5.1. Therefore the degradation monitoring could only take place after VCE
and maximum Tj are measured, as shown in Fig. 5.7. The maximum sampling frequency
of the DAQ card is 833 kHz and there are 80 channels available. Therefore, the maximum
sampling frequency for each channel is 10.4 kHz, which means Tj can be measured after
0.1 ms of its theoretical maximum point. According to the thermal network of the IGBT
module extracted in chapter 4, which short time constant is 0.1 s. Hence a measurement
delay of 0.1 ms is too short for Tj to drop significantly. Therefore the measured Tj can be
considered as the maximum value.
117
5.1 System Configuration of Power Cycling Test
Table 5.2: Failure criteria for power cycling test
Type of degradations Indicators
Die-attach solder medium degradation Rth increase 25%
Die-attach solder serious degradation Rth increase 50%
Bond wire medium degradation VCE increase 5%
Bond wire serious degradation VCE increase 10%
Tj − Tc
P
=
Tj − Tc
VCE · IC = Rth (5.1)
The system compares the current measured VCE and estimated Rth with their initial
values VCEinit and Rthinit respectively. The initial value of a parameter is defined as its
average measured value at the first 50 cycles. No IGBT is degraded if both the increase of
VCE and Rth are lower than the set medium degradation threshold. If any of them are greater
than the medium degradation threshold but lower than the serious degradation threshold,
the medium degradation LED will turn-on. If any of them exceeds the serious degradation
threshold, the system will stop in order to protect the test modules from being damaged.
The short thermal time constant for the IGBT module is 0.1 s, while the data is measured
every 0.5 s during heating and cooling phase since a filter is applied for accuracy. Therefore,
fast transient Tj measurement is desired to obtain a better waveform which is required every
1000 cycles. The failure criteria are listed in Table 5.2. Detailed discussion of this failure
criteria is available in the last section of this chapter.
The system turns into the cooling phase after the degradation monitoring process. Fig.
5.8 shows the flow chart for the cooling phase. The bypass valve is turned off 10 ms after
the cooling valve is turned on, thus coolant start flowing through the heatsink and cooling
the IGBT modules. Similar to the heating phase, Tj and Tc for each IGBT are measured
repeatedly to ensure they are in reasonable range until all Tc are lower than the set threshold
TcL. The water flow rate and VCE over the switch is monitored as well to ensure the efficiency
of cooling and the off-state of the main power supply. Only the last set of the sampling data,
which contains the minimum Tj and Tc, is recorded unless waveform recording is required
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Figure 5.8: Detailed flow chart for IGBT cooling phase.
every 1000 cycles.
A protection circuit, dead mans handle (DMH), is designed to stop the power cycling
and start cooling the heatsink if any error occurs in the control system, such as PC or DAQ
card failure. A signal generation code is built and runs in parallel with the main program.
This code generates a 1 Hz pulse signal to trigger a timer. The output of the timer turns
to low if it is not triggered in two seconds from last trigger signal. The control signal of the
cooling valve, the switch gate drive and the power supply are connected to an AND gate with
the DMH signal respectively. The trigger signal will stop if any error occurs in the control
system. Consequently, the cooling valve will turn-on; the switching IGBT will turn-off and
the power supply will be disabled. This design protects the system based on hardware to
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guarantee health and safety. The schematic for this circuit is available in Appendix D.3.
5.2 System Calibration and Preparation Before Test
After the system was built, it is important to calibrate the measurements to boost its ac-
curacy. This section introduces the calibration methods and the preparations needed before
the power cycling test.
5.2.1 Calibration of Junction Temperature Measurement
There are many different methods to measure Tj. They can be sorted into three categories:
electrical, optical and physical contact [88]. Both optical and physical contact measurements
can sense rapid variations in temperature and can easily provide temperature distribution
of the chip surface. However, they require optical access to the chip which is not possible
for packaged device.
Many electrical properties of the IGBT are highly temperature dependent. PN junction
voltage drop, gate threshold voltage and leakage current are examples of temperature sensi-
tive parameters (TSPs). A measurement of any above parameters can be used to estimate
Tj . Although TSPs can only provide average temperature of the chip, it is widely used in
real operation measurement since optical access is not available in most applications. In this
work, PN junction voltage drop is selected as the TSP. Tj is estimated by measuring VCE at
a small calibration current (100 mA). According to Held [17], VCE decreases linearly with a
increasing Tj from 0  to 150  .
The calibration circuit is shown in Fig. 5.9. Three randomly selected test modules
are connected in series and placed in the environmental chamber. The temperature of the
chamber is controlled to increase from 25  to 150  while VCE of each IGBT are recorded
every 25. The test results are listed in Table 5.3, where VCE1.1 and VCE1.2 indicate the upper
and lower IGBT of the first half-bridge IGBT module respectively. The linear relationship
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Figure 5.9: Test configuration of junction temperature measurement calibration.
between Tj and VCE can be observed and is described by Eqn. 5.2. The fitting result is
shown in Fig. 5.10. To obtain a more accurate Tj measurement, further calibration for each
individual IGBT is designed before the power cycling test. Tj for each IGBT are measured
at room temperature when the rig is off. Due to the individual differences, slight adjustment
of Eqn. 5.2 is normally necessary to ensure all the measured Tj are equal to the room
temperature.
Tj = −489VCE + 307.2 (5.2)
In order to build confidence on the TSP measurement method, infrared camera (IC)
is used to measure Tj simultaneously. An IGBT module is opened and its silicone coat
which covers the chip is removed, as shown in Fig. 5.11. This module is then mounted on
the heatsink and connected to the test circuit used for the thermal network extraction, as
shown in Fig. 4.13(a). Run the test program and measure Tj throughout the test by IC.
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Table 5.3: Relationship between Tj () and VCE (V)
Tj VCE1.1 VCE1.2 VCE2.1 VCE2.2 VCE3.1 VCE3.2 Average
25 0.576 0.576 0.576 0.575 0.577 0.576 0.576
50 0.527 0.526 0.526 0.525 0.527 0.527 0.526
75 0.476 0.475 0.475 0.476 0.475 0.475 0.475
100 0.427 0.427 0.425 0.426 0.425 0.424 0.425
125 0.374 0.374 0.373 0.373 0.373 0.373 0.373
150 0.321 0.320 0.321 0.320 0.321 0.319 0.320
0.3 0.35 0.4 0.45 0.5 0.55 0.6
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Figure 5.10: Calibration result of junction temperature measurement.
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Figure 5.11: IGBT module under test.
The measured temperature curves are shown in Fig. 5.12. This TSP measurement method
only sense the temperature at time point 2 as shown in Fig. 4.13(b) which is considered to
be the maximum junction temperature of one load cycle. While the IC could measure the
chip temperature in real-time, hence it recorded the temperature drop due to the cut-off of
the main current as well. However, the TSP method can be considered as a temperature
measurement method with low sampling frequency (same as the frequency of the cyclic
current) since the temperatures measured by TSP and IC at the same time point are very
close as shown in the figure. In this work, only the maximum and minimum Tj needs to be
recorded hence real time measurement of Tj is not required. Therefore, the proposed TSP
measurement method can be used and the accuracy meets the design requirement.
5.2.2 Calibration of Thermocouples
Any conductor subjects to a thermal gradient will generate a voltage, known as ther-
moeelctric effect. The main principle for thermocouple is using two different metals to
complete a circuit in which two legs generate different voltages. The temperature difference
between hot and cold junctions can be calculated by measuring the voltage difference at
the cold junction, as shown in Fig. 5.13. To measure a single temperature, one junction,
normally the cold junction, needs to maintain at a known constant reference temperature.
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Figure 5.13: Principle of thermocouple.
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Thermocouples
Figure 5.14: Thermocouple placement.
In this work, K type thermocouples are selected to measure Tc. This type of thermocouple
is the most common general purpose thermocouple with a sensitivity of approximately 41
µV/K. It is able to sense temperature between -200  and +1350 , which covers the
designed Tc range. Four slots are trenched on the heatsink to bury the thermocouples. It
is important to place the thermocouples in the same position right under each IGBT chip,
as shown in Fig. 5.14. The misplacement of the thermocouple normally leads to a greater
measured Rth, since the measured Tc will be smaller than the actual Tc. The measured Tc
can be adjusted in Labview by changing the CJC (cold junction compensation) value. Tc
measurement is calibrated by adjusting all measured Tc to the room temperature when the
rig is off.
5.3 Design of Power Cycling Test and Data Processing
The degradation of the IGBT module packaging is caused by thermomechanical stresses.
Therefore, Tj history is very important to IGBT module lifetime estimation. Some papers
[4, 72] suggest that the number of cycles to failure (Nf) is affected by the parameters of
the temperature cycle such as amplitude, mean temperature, frequency and dwell time.
Although comprehensive multi-parameter models might be more accurate, they required a
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more detailed parameter extraction process. Due to the time limitation, two sets of power
cycling test are designed to study the effects of temperature cycle amplitude on the IGBT
module lifetime. The mean temperature of these two tests are kept constant to exclude
the disturb from different mean temperature. The maximum operation temperature of this
IGBT module is 150  according to the datasheet in Appendix B, hence the designed test
condition is in the safety operation zone. The test conditions are listed in Table 5.4.
Table 5.4: The designed test conditions
Tjmin Tjmax ∆Tj Tm Tcmax
Test1 50  130  80  90  110 
Test2 30  150  120  90  115 
In each set of test, 22 IGBTs are connected in series and mounted on a water cooled
heatsink. They were simultaneously heated by the rated 50 A current. After reaching the
defined maximum Tc, load current is turned off and water cooling is turned on. The failure
criteria are defined and have been shown in Table 5.2. These failure criteria have been
defined, based on both previous researches [17,57] and experimental observations. Held [17]
proposed that 5% increase of VCE indicates the bond wire damage. However due to the
measurement errors shown in Fig. 5.16 and 5.17, 5% increase could be easily achieved. Rth
is difficult to extract accurately during power cycling process. However, it can be estimated
by the junction-case temperature difference and the IGBT power loss at the end of warming
phase by assuming thermal stability at that time. Scheuermann [57] suggested that a 20%
increase of Rth indicates the solder fatigue failure and used the maximum Tj directly to
indicate Rth. However, the maximum Tj can be affected by the variation of either VCE or
the maximum Tc. The presented method removes all these effects and can be used when the
warming phase period is relatively long. According to the experimental data, 50% increase of
Rth is more representative to be the inflection point where Rth starts to increase significantly.
Furthermore, as the die-attach solder fatigue accumulates, the maximum Tj will increase
and lead to the increase of VCE. This means the rise of VCE not only indicates the bond wire
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Figure 5.15: Calibration of VCE versus Tj at 50 A.
damage but also the solder fatigue, which is not acceptable. To compensate the temperature
effect on VCE , it is desirable to understand how VCE varies with temperature at the load
current. The thermal network extraction test introduced in chapter 4 could also be used
to calibrate VCE versus Tj since it measures both parameters at the same time. Fig. 5.15
presents an example of the measured VCE versus Tj . It is clear that VCE increases linearly
with the increase of Tj at 50 A, which is opposite when the current is 100 mA. Six IGBTs
are randomly selected and Eqn. 5.3 can be fitted from the average of their test results.
Therefore, the compensated VCE can be calculated according to Eqn. 5.4.
VCE = 0.0056Tj + 2.37 (5.3)
VCE comp = VCE − 0.0056(Tjmax − Tjmax initial) (5.4)
Here, Tjmax is the maximum Tj of one IGBT during heating phase and Tjmax initial is
defined as the average Tjmax of the first 50 cycles.
Fig. 5.16 shows the comparison between VCE measurement with and without temperature
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Figure 5.16: Comparison of VCE measurement with and without temperature
compensation.
compensation as well as the Rth degradation. Normalised values of Rth and VCE, which are
defined according to Eqn. 5.5, are used in order to keep the consistency. Here, f donates
either Rth or VCE , fn is the normalised value, fc is the current value and fi is the initial
value
fn =
fc
fi
(5.5)
It is clear that the measured VCE is the same as VCE comp before the solder degrades.
However, as the solder degradation accumulates, Rth starts to increase and this leads to
the increase of Tj . The measured VCE without temperature compensation starts to rise and
tends to indicate that bond wire damage occurs, which is not true. While VCE comp keeps
independent from the temperature variation and therefore can be considered as the unique
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indicator of the bond wire damage failure.
Fig. 5.17 shows the typical results of the power cycling test. Clearly, solder degrades
faster when ∆Tj is greater, which agrees with previous researchers [4, 57]. Some previous
researchers proposed that bond wire damage is the main failure mechanism [17]. However in
this designed test, the bond wire damage is only observed after die-attach solder is seriously
degraded and junction temperature is above 200 . This indicates that the solder fatigue
is the dominant failure mechanism in the designed test conditions for the selected IGBT
modules. However, the solder fatigue will not kill one device directly, the end of life failure
is still bond wire damage.
The solder fatigue damage can be divided into two stages: crack initiation stage and
crack propagation stage. During the crack initiation phase, cracks do not exist or are too
small to cause damage. Therefore, the damage accumulation in this phase is nearly constant
and can be thought of as being equal to zero. After a certain number of stress cycles, the
crack develops to a critical length and starts to propagate, which represents the damage
accumulation. From the experimental results shown in Fig. 5.17, it is the crack initiation
stage which is highly ∆Tj dependent. While in the second stage, the cracks propagate at
almost the same rate for both sets of tests, which is almost independent of ∆Tj .
The power cycling test results can be extracted from the recorded data according to the
defined failure criteria and are listed in Table 5.5. Fig. 5.18 shows the summary of the power
cycling results. Clearly, IGBT module lifetime decreases when ∆Tj rises. Furthermore, ∆Tj
for each IGBT is different even in the same set of test. For test 1, the variation is 87± 7 ,
while for test 2 it is 123±13. This variation is caused by the individual difference between
each IGBT. The differences on both on-state voltage drop or thermal resistance could lead
to a quite different thermal behavior.
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Figure 5.17: Typical results of power cycling test1 (lower) and test2 (upper).
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Table 5.5: Power cycling results.
Power cycling test 1 Power cycling test 2
IGBT Number ∆Tj () Nf IGBT Number ∆Tj () Nf
1.1 94.3 39332 2.1 138.2 6286
1.2 93.1 44638 2.2 130.8 12931
1.3 92.8 53509 2.3 130.5 11429
1.4 91.4 51755 2.4 120.4 14842
1.5 89.2 51647 2.5 122.2 9948
1.6 92.6 42056 2.6 119.8 18770
1.7 91.1 48042 2.7 114.3 10838
1.8 84.8 62007 2.8 114.9 14937
1.9 82.5 60886 2.9 116.6 13658
1.10 84.9 60800 2.10 113.1 12223
1.11 84.3 N/A 2.11 123.4 11774
1.12 84.2 62021 2.12 126.3 9234
1.13 86.4 54219 2.13 121.1 11303
1.14 88.0 56808 2.14 122.7 9595
1.15 84.3 62643 2.15 120.4 11954
1.16 84.9 57396 2.16 124.1 12506
1.17 87.7 52834 2.17 124.5 9812
1.18 80.1 N/A 2.18 124.5 16438
1.19 81.7 62848 2.19 113.9 16324
1.20 81.6 51532 2.20 110.7 14892
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Figure 5.18: Lifetime data of all IGBTs with different ∆Tj .
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5.4 Conclusions
This chapter explained the detailed design of the power cycling rig as well as the power
cycling test. The failure criteria is defined based on both the literature and the experimental
data. The junction temperature measurement using VCE at 100 mA is calibrated and then
proved by IC measurement result. VCE at on-state increases with temperature, hence a
compensation is carried out to remove the temperature effect and make it a necessary and
sufficient indicator of bond wire damage.
The power cycling results are recorded and briefly analyzed in this chapter. From these
results, it is clear that greater ∆Tj will lead to a shorter lifetime. However, only the crack
initiation is greatly temperature dependent. While in the crack propagation stage, damage
caused by different ∆Tj appear to be similar, which means independent with temperature
cycle.
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6 Inverter lifetime Damage Model
This chapter presents the implementation of the inverter lifetime damage model. Initially,
the power module package failure models introduced in chapter 3 are fitted to the power
cycling test results. The Weibull distribution is used to extract the reliability information
for each set of power cycling test. The empirical failure models could only estimate the
lifetime for a constant temperature cycle. However in the case of a real application, the
temperature cycle normally varies with time. Therefore, a cycle counting method is needed
to decompose the complex temperature profile and extract the number of cycles as well
as their corresponding amplitudes in such a profile. Furthermore, a method is required to
accumulate the damage caused by each counted cycle. The current available cycle counting
methods are briefly reviewed in this chapter and the suitable method is selected. Finally,
two damage accumulation methods are discussed and compared.
6.1 Thermomechanical models of the IGBT module
According to the power cycling test results, die-attach solder fatigue is the dominant failure
mechanism and bond wire damage only occurs after the solder is seriously degraded which
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lead to a high junction temperature. Therefore, only the parameters of the die-attach solder
fatigue model can be extracted for the test data.
Statistical distributions which represent the scatter in product life are widely used to
analyse the product lifetime data [12]. There are several commonly used lifetime distribu-
tions, such as exponential, normal, lognormal, Weibull and extreme value distributions. In
the case of electronic devices, the Weibull distribution is preferred because it is able to model
either increasing or decreasing failure rates simply. Eqn. 6.1 expresses the Weibull proba-
bility density (f(x)), where α is the scale parameter and β is the shape parameter. Fig. 6.1
presents the variation of Weibull probability density by changing its parameters. It is clear
that β controls the slope of the distribution, the greater β is the sharper its slope; while α
controls the scale of the distribution, the greater α is the wider its shape. Furthermore, the
peak moves towards α with the increase of β. For x < α, the failure probability is dominated
by the polynomial function of x. While for x > α, its shape is donimated by the exponential
decay. The Weibull accumulative distribution (F (X)) is derived by integrating the Weibull
probability density , as shown in Eqn. 6.2.
f(x) =
β
αβ
xβ−1exp
[
−
(x
α
)β]
(6.1)
F (x) = 1− exp
[
−
(x
α
)β]
(6.2)
The Weibull accumulative distribution needs to be fitted to the power cycling results
listed in Table 5.5. In order to simplify the fitting process, Eqn. 6.2 is modified to the form
of Eqn. 6.3, where α′ = −1/αβ. By processing this modification, the complex exponential
term is removed, leaving only the polynomial term. The fitting results for both set of tests
are shown in Fig. 6.2. The Weibull parameters can be extracted from the fitting results.
For power cycling test 1, α1 = 59404, β1 = 7.842 while α2 = 13196, β2 = 4.482 for test
2. The Weibull accumulative and probability density distribution for both tests are plotted
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together with the power cycling results in Fig. 6.3 which shows a good representation of the
lifetime scatter.
y = log(1− F (x)) = −
(x
α
)β
= α′xβ (6.3)
With the known Weibull parameters, the Weibull percentile can be calculated according
to Eqn. 6.4. Therefore, the lifetime of 1% accumulative failures for both tests are 33042
and 4729 cycles respectively; while 50% accumulative failures are 56692 and 12160 cycles
respectively.
NP = α[−ln(1− P )]
1
β (6.4)
The lifetime model for solder fatigue is given in chapter 3 by Eqn. 3.10. For simplification,
it can be reduced to Eqn. 6.5 since the material properties and the power module structural
dimensions are constants. As ∆Tj for each tested IGBT is different even within the same
set of test due to individual device differences, their average value is used to represent the
temperature cycle of the test. Thus ∆Tj1 = 87  and ∆Tj2 = 123 . Substituting ∆Tj and
Nf into Eqn. 6.5, the parameters for the fatigue lifetime model can be extracted, as listed
in Table 6.1.
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Figure 6.3: Fitted results for the Weibull accumulative and probability density
distribution, blue indicates the results for power cycling test 1 and red indicates the results
for power cycling test 2.
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Table 6.1: Die-attach solder fatigue lifetime model for 1% and 50% Weibull accumulative
failure.
a’ b’ Lifetime expression
Weibull
1%
2.291×1015 -5.6145 Nf = 2.291× 1015∆T−5.6145j
Weibull
50%
2.377×1013 -4.4457 Nf = 2.377× 1013∆T−4.4457j
Nf = a
′∆T b
′
j (6.5)
Fig. 6.4 shows the lifetime extracted from 1% and 50% accumulative failure from Weibull
analysis together with the power cycling results and an extrapolation of the LESIT results
reported by Held [17]. Obviously, the power cycling results presented in this work have shown
that the tested power modules have better reliability than those tested in the LESIT project
for a wide range of ∆Tj . Furthermore, the lifetime model based on Weibull 50% accumulative
failure shows a better fit with the power cycling results. The Weibull 1% fitting shows a
more conservative lifetime estimation when ∆Tj > 55  and a less conservative estimation
for smaller ∆Tj . The same problem can be observed from the power cycling results reported
by Scheuerman [57]. This is because the lifetime scatter under higher ∆Tj is wider than that
under smaller ∆Tj . Hence for normal operation when ∆Tj is not as large as the accelerated
test, the Weibull 50% results are used to obtain a more conservative estimation.
139
6.1 Thermomechanical models of the IGBT module
20 40 60 80 100 120 140 160
10
3
10
4
10
5
10
6
10
7
10
8
10
9
Weibull − 1% extraplation
Weibull − 50% extraplation
Weibull − 1%
Weibull − 50%
LESIT extraplation
Power cycling results
ΔTj (K)
N
u
m
b
er
 o
f 
cy
cl
e 
to
 f
ai
lu
re
Figure 6.4: Comparison of the power cycling results with LESIT results.
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6.2 Cycle counting method
There are several methods available to count irregular stress-versus-time profile, example
included the level crossing counting method, peak counting method, simple range counting
method and rainflow counting method. The definition of a cycle is different for each method.
For level crossing method, the range between the maximum and minimum amplitudes of the
stress profile is divided into discrete interval levels above and below the mean stress. A count
is recorded whenever the stress profile crosses a present level above or equal to the mean
stress with positive slope or a level below the mean stress with negative slope. Restrictions
are needed to avoid small variations around the level to be counted which will lead to a large
number of counts. This can be done by filtering the small noise prior to cycle counting or by
ignoring the crossing until the adjacent next level is crossed. The counts are then combined
to form completed cycles by first constructing the largest possible cycle within exist counts
until all counts are used. Obviously, this method only gives the statistical summary of the
stress amplitudes and consequently does not represent the actual stress profile.
The peak counting method records all the peaks above the mean stress and valleys below
the mean stress. In order to eliminate negligible amplitudes, mean crossing peak counting
is often applied, which counting only the largest peak or valley between two mean crossings.
However, this restriction might eliminate some big cycles. The peaks and valleys are used
to derive completed cycles according to the largest possible cycle rule, similar to the level
crossing method. Therefore this method has the same shortcoming as the previous one,
which is not representive to the actual stress profile.
A simple range counting method records the difference between the adjacent peak (above
the mean) and valley (below the mean). The range from a peak to mean is termed negative
range and its reversal is termed positive range. Each range is termed half cycle. Positive and
negative ranges with the same amplitude can be paired to form a full cycle. This method is
not recommended since it may miss out large cycles that do not cross the mean stress.
Rainflow cycle counting method, which was developed by Endo and Matsuishi in 1968
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Figure 6.5: Rainflow cycle counting method based on hysteresis loops.
[89], is one of the most popular cycle counting techniques used in fatigue analysis. Cycles
counted by this technique correspond to the fully closed hysteresis loops in the temperature
profile, which is the physical basis of this method. Fig. 6.5 shows a stress profile and the
hysteresis loops of the stress. As the material deforms from point A to D, it follows the path
as shown in the hysteresis loop. For small stress cycles such as B to C, the stress is released
slightly at point B and the material elastically shrinks to point C. When the stress increases
from C to D, the material first remembers its prior history and elastically deforms to point
B. After passing point B, the plastic deformation continues along path A to D as if the stress
release from B to C never occurred. For large stress cycles such as E to G where the stress is
reversed, plastic deformation occurs and appears as a small hysteresis loop within the large
one. This indicates the fatigue damage appearing during the stress cycle E to G.
The rainflow method counts the peaks and valleys of the stress profile such as the points
indicated in Fig. 6.5. Hence the stress profile needs to be modified, leaving only the extreme
points. The small stress cycles such as B to C in the figure is discarded since they have little
effect on device lifetime. Considering the discussion in chapter 3, the die-attach solder is
in the elastic zone when ∆Tj < 8 . Considering a safety factor of 50%, the temperature
cycles that are less than 4  are considered in elastic zone and generate little damage to the
solder, hence can be ignored.
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Figure 6.6: Original algorithm of rainflow cycle counting method, where red indicates the
flow from valley and blue indicates the flow from peak
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The original name of the rainflow method is called Pagoda Roof method. Fig. 6.6 shows
the original algorithm of the rainflow method. The stress profile represents a series of roofs
on which the water falls. The peak stress is on the right and valley is on the left. Each of
the peak and valley are imagined to be the source of the water which drop down the pagoda.
The algorithm is listed below:
 If the water drops from a peak of the stress profile:
a. The drop will stop if it meets a peak larger than that of departure, for example,
the blue drop starts at B and ends at D.
b. It will stop if it meets the path traversed by another previously determined drop,
like the blue drop from F terminates before G.
c. The drop can fall on another roof and to continue to slip according to rules a and
b.
 If the water drops from a valley of the stress profile:
d. The fall will stop if it meets a valley deeper than that of departure, for example,
the red drop starts from A and ends at E.
e. The fall will stop if it crosses the path of a drop coming from a preceding valley, for
example: the red drop starts from C terminates before D.
f. The drop can fall on another roof and continue according to rules d and e.
The path way of the water fall is counted as a half cycle. For a sufficiently long stress
profile, each peak generated half cycle will match a valley generated half cycle to form a
whole cycle. The stress profile shown in Fig. 6.6 is counted as four whole cycles and five
half cycles.
The original rainflow algorithm is convenient to carry out by hand which is only suitable
for a short stress profile. A practical definition, which is suitable for computer analysis, is
given by ASTM international Std [90]. The rules are given as following:
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X denotes range under consideration; Y is the previous range adjacent to X ; and S is
the starting point in the history.
a. Read next peak or valley. If out of data, go to Step f.
b. If there are less than three points, go to Step a. Form ranges X and Y using the three
most recent peaks and valleys that have not been discarded.
c. Compare the absolute values of ranges X and Y . If X < Y , go to step a; if X ≥ Y , go
to step d.
d. If Y contains the starting point S, go to step e; otherwise, count Y as one cycle; discard
the peak and valley of Y ; go to step b.
e. Count Y as one half cycle; discard the first point in range Y ; move the starting point to
the second point in range Y ; go to step b.
f. Count each range that has not been previously counted as one half cycle.
Fig. 6.7 illustrates the counting process using practical rainflow definition. The details
are explained in the following:
1. Start with three points, A, B, and C. The starting point is A, X = |BC| < Y = |AB|,
read next point D.
2. Now X = |CD| > Y = |BC| and Y do not contain the starting point A. Hence |BC| is
counted as one cycle, B and C are discarded.
3. Read point E since only two points left. Now X = |DE| > Y = |AD| and Y contains the
starting point. Hence |AD| is counted as a half cycle, A is discarded and the starting
point moves from A to D.
4. Read point F . X = |EF | < Y = |DE|, read next point G.
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5. Now X = |FG| > Y = |EF | and Y do not contain the starting point D. Hence |EF | is
counted as one cycle, E and F are discarded.
6. Read point H . X = |GH| < Y = |DG|, read next point I. X = |HI| < Y = |GH|, read
next point J .
7. Now X = |IJ | > Y = |HI| and Y do not contain the starting point D. Hence |HI| is
counted as one cycle, H and I are discarded.
8. Now X = |GJ | < Y = |DG|, read next point K. X = |JK| < Y = |GJ |, read next point
L.
9. Now X = |KL| > Y = |JK| and Y do not contain the starting point D. Hence |JK| is
counted as one cycle, J and K are discarded.
10. X = |GL| < Y = |DG|, read next point M . X = |LM | < Y = |GL|, read next point
N .
11. X = |MN | < Y = |LM |, out of data, count |DG|, |GL|, |LM |, and |MN | as half cycle
and the counting process terminates.
It is obvious that the stress profile can be counted as four whole cycles and five half
cycles, same as the results of the original algorithm. The Matlab codes, which can be found
in Appendix C.3, are written to achieve this cycle counting method.
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Figure 6.7: Illustration of practical rainflow algorithm.
6.3 Fatigue damage accumulation method
The first and most well known fatigue damage accumulation method was suggested by Palm-
gren in 1924 [91], this model assumes that the fatigue damage accumulates linearly. Miner
expressed the linear damage concept in a mathematical equation as shown in Eqn. 6.6 [3],
where ri is the cycle ratio corresponding to the i
th load level, Nfi is the number of cycles to
failure under the the ith load level, ni is the number of applied cycles in the i
th load level.
This method is widely used by the reliability design engineers because of its simplicity. How-
ever, this method faces several shortcomings. The most important one is its load sequence
independence, which is against the experimental evidence.
D =
∑
ri =
∑ ni
Nfi
(6.6)
Marco and Starkey proposed the first nonlinear load-dependent theory in 1954 [23], which
147
6.3 Fatigue damage accumulation method
is represented by a exponential relationship based on their load sequence experiment results,
as shown in Eqn. 6.7. Here, xi is a variable quantity related to the i
th stress level. Fig. 6.8
shows the comparison of D-r (damage VS. cycle ratio) curves for the linear and exponential
rule for damage accumulation. As reported by Marco and Starkey, xi increases with the drop
of the stress level. It is clear that for a low-to-high loading sequence such as the operation
starting at S3 followed by S1 (follow the dotted line in Fig. 6.8),
∑
ri = AC+BD > 1; while
for a completely reversed high-to-low loading sequence,
∑
ri = AB + CD < 1. This result
agrees with the normal experimental evidence [61]. Furthermore, the nonlinear method also
indicates that the damages caused by the same stress are different when the cycle ratio
varies. The damage accumulates faster with a higher cycle ratio, which suits for the power
cycling results shown in chapter 5. However, they did not explain how to calculate the stress
related exponential factor xi.
Di = r
xi
i (6.7)
The power cycling data are modified and used to select a suitable accumulation method.
Fig. 6.9 shows a typical D-r curve for both set of power cycling tests, where D=1 indicates a
50% increase of Rth according to the defined failure criteria. Clearly, this test results agree
with Marco’s results [23] and indicates that the nonlinear accumulation method fits better
with the experimental data. Furthermore, xi increases as ∆Tj decreases, which means the
smaller stress cycle, the higher cycle ratio is needed to enter into the crack propagation
process. Therefore, the nonlinear accumulation method is a better option for this particular
work.
In order to use the nonlinear accumulation method, it is essential to find out how xi varies
with ∆Tj . The D-r curve of all test modules are fitted according to the nonlinear method
shown in Eqn. 6.7. The fitting results are listed in Table. 6.2. Notice that the device
lifetime increases with the drop of stress level according to the Coffin-Manson relationship,
Eqn. 6.8 assumes xi follows the similar exponential relationship. Here, c and d are constants
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Figure 6.8: Comparison of D-r curves for the linear and nonlinear rule for damage
accumulation. Where, S1, S2 and S3 indicates the nonlinear damage accumulation under
different stress levels, while A, B, C and D indicates different lifetime point.
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which need to be extracted from the results shown in Table. 6.2. According to the extracted
results, the average xi is 12.3 for test 1 and 2.85 for test 2. Substituting these values into
Eqn. 6.8, the two constants can be calculated as, c = 1.7636 × 109 and d = −4.2067.
The exponential term d is very close to the Coffin-Manson coefficient b′ shown in Table 6.1,
which supports the assumption made above. This phenomenon can be explained by the
crack growth theory [92] since cracks are directly related to damage. This theory divides the
fatigue damage into two phases, crack initiation and crack propagation. During the crack
initiation phase, the crack does not exist or it is too tiny to cause damage. Therefore, the
damage accumulation in this phase are nearly constant and can be thought of as being equal
to zero. After a certain number of stress cycles, the crack develops to a critical length and
starts to propagate, which represents the damage accumulation. In the case of solder fatigue,
the increase of thermal resistance indicates the crack growth and damage accumulation. A
higher stress cycle amplitude leads to a faster crack initiation and damage accumulation, as
the test results shown in Fig. 6.9.
xi = c∆T
d
j (6.8)
In order to apply the accumulation method in a real mission profile which contains multi-
level stresses, the assumption of linear damage accumulation in one cycle is made. From
Fig. 6.8, it is clear that for a constant stress level, the damage caused by each cycle depends
on the its cycle ratio. Therefore, the accumulated damage in each cycle can be calculated
by the steps listed below.
1. Calculate the cycle ratio (ri) from the accumulated damage of the previous cycles
(Di−1) by ri = D
1/xi
i−1 +∆ri, where ∆ri = ni/Nfi. This is because ri varies as the stress
changes. For example, when the stress changes from S1 to S3 at point B as shown in
Fig. 6.8, ri moves from point B to point C and keeps the accumulated damage the
same.
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Table 6.2: Extracted xi for two sets of power cycling test.
IGBT NO xi IGBT NO xi
1.1 2.698 2.1 3.362
1.2 21.82 2.2 2.836
1.3 4.716 2.3 2.478
1.4 6.738 2.4 5.523
1.5 6.198 2.5 3.764
1.6 4.166 2.6 2.410
1.7 4.043 2.7 2.832
1.8 19.65 2.8 2.319
1.9 20.28 2.9 2.617
1.10 24.02 2.10 2.521
1.11 N/A 2.11 2.445
1.12 13.64 2.12 3.217
1.13 8.761 2.13 2.552
1.14 20.13 2.14 2.552
1.15 24.01 2.15 2.579
1.16 6.028 2.16 2.845
1.17 3.544 2.17 2.705
1.18 N/A 2.18 2.213
1.19 7.868 2.19 2.453
1.20 21.82 2.20 1.831
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2. Calculate the damage due to the ith cycle by ∆Di = xi · rxi−1i · ∆ri according to the
linear assumption.
3. Accumulate the damage according to Di = Di−1 +∆Di.
However, the above method faces a practical problem. When ∆Tj is relatively small, both
xi and Nfi are huge which may lead to a tiny ∆Di that is below the minimum calculation
range of Matlab (1× 10−323). This problem is extremely serious for a small cycle ratio, and
will lead to a zero damage accumulation until a large temperature cycle occur. For example
the first cycle of the mission profile, ∆Tj = 40 and r1 = ∆r1 = 1/Nf1. According to Eqns.
6.7 and 6.8, it can be calculated that x1 = 321.38, Nf1 = 1.7937 × 106, and consequently
D1 = 9.1× 10−2008, which is treated as a zero in Matlab.
Fig. 6.10 shows the D-r curves of ∆Tj = 40  and ∆Tj = 20 . It is clear that
the accumulated damage of both curves are tiny when the accumulated damage is small.
Therefore, it is appropriate to assume that no damage had accumulated until it has reached
a threshold value. In this region, r accumulates linearly without causing damage. The
threshold is defined as D = 1 × 10−300 according to the minimum calculation range of
Matlab. For a given mission profile, the accumulated cycle ratio per mission profile can be
calculated. The D-r curve of the maximum ∆Tj in this mission profile is used to locate the r
where damage accumulates to the threshold. The damage accumulation process starts from
the threshold and is simulated according to the steps listed above. The Matlab code for the
nonlinear damage accumulation is available in Appendix C.4.
In order to check the validity of this accumulation method, two sets of mission profile have
been designed for the simulation. The first one is constant stress profile which ∆Tj = 80 .
In this test, the Nf calculated by Coffin-Manson law is 82312 cycles while the Nf simulated
by the nonlinear accumulation code is 82398 cycles. The difference is due to the linear
damage accumulation assumption within one cycle. However, the error is only 0.1% which is
negligible. Fig. 6.11 shows the characteristics of the nonlinear damage accumulation method
under the constant stress test. It is clear that ∆r is constant and hence r accumulates linearly,
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Figure 6.10: D-r curves for small temperature cycles.
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Figure 6.11: Validation of nonlinear accumulation method with constant stress, (a)
accumulated damage during lifetime, (b) damage per cycle during lifetime, (c) ∆r per cycle
during lifetime, (d) accumulated r during lifetime. x axis indicates the number of cycles.
since the stress cycle is constant. The damage due to each cycle increases as r increase, which
agrees with the experimental observations as shown in Fig. 5.17. The accumulated damage
follows the nonlinear rule as shown in Eqn. 6.7 with x = 17.4. These simulation results show
that the accumulation method and assumptions are valid for the constant stress cycle load.
The second profile is a two-step stress cycle which consists of a big stress cycle ∆Tj =
80 followed by a small stress cycle ∆Tj = 60. This profile represents the simplest multi-
level stress load. According to Eqn. 6.5, Nf is 8.23×104 and 2.9573×105 for ∆Tj = 80 and
60  respectively. Hence the Nf calculated by the linear damage accumulation method is
128780 cycles while the Nf simulated by the nonlinear accumulation code is 109491 cycles.
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It is clear that Nf is dominated by the bigger stress cycle. Fig. 6.12 shows the characteristics
of the nonlinear damage accumulation method under the two-step load test. The D-r curve
of the combined stress is located between the D-r curves of big and small load cycles and
is closer to the D-r curve of the big load cycle. The damage per cycle is calculated by
∆Di = xi · rxi−1i ·∆ri. When ri is small, i.e. in crack initiation region, the damage caused by
a large stress is much greater than that caused by a small stress. This is because xi is 17.4
and 58.4 for large and small stresses respectively. For small ri, the term r
xi−1
i dominates
the scale of ∆D. As ri approaching 1, the term r
xi−1
i approximates to one, hence ∆D is
dominated by xi ·∆ri. Although ∆ri for the small stress is less than that for the big stress,
its xi is greater. For this test, ∆D80/∆D60 = 173 at the beginning and ∆D80/∆D60 = 1.07
at the end. Therefore, ∆D caused by different stresses are similar in the crack propagation
region, as shown in Fig. 6.12(b). The lifetime is dominated by bigger stress since most of the
lifetime is in the crack initiation region. As the damage accumulates, r for the two stresses
follows different curves as shown in Fig. 6.12(d). This is because r for the smaller stress is
greater than the r for bigger stress when D is the same, which is clearly demonstrated in
Fig. 6.8. The test results show the desired characteristics and support the applicability of
the nonlinear damage accumulation method in the multi-level stress load.
As damage accumulates, the thermal resistance increases which could lead to the increase
of the junction temperature. Therefore for an actual inverter, the temperature profile is not
the same even the electrical profile stays unchanged. The increase of temperature not only
leads to the increase of present cyclic stresses but also pushed some temperature cycles from
the elastic zone into the plastic zone, which leads to the rise in the number of cycles in one
mission profile. This effect will accelerate the crack propagation and reduce the inverter
lifetime.
In order to represent this effect, a feedback loop is proposed in this work to update
the temperature profile, as shown in the lifetime damage model Fig. 1.7. However, it is
not necessary to update the temperature in every mission profile since nearly no damage
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has accumulated in the crack initiation region and the electrothermal simulation is time
consuming. Therefore, an alternative is to find out a reasonable percentage of damage for
the feedback loop. Assuming the thermal capacitance, Tc and the device power dissipation
are constant, the maximum possible Tj increase is the same percentage as the increase of
Rth at stable state, according to Eqn. 4.6. Obviously the percentage increase of Tj is smaller
than that of Rth if the system is a in transient state. Therefore a 10% increase of Rth (which
can lead to a 10% maximum possible Tj increase) is chosen as a reasonable step to update
the temperature profile in this work. The failure (D = 1) is defined as a 50% increase of Rth.
Hence it is only necessary to run the electrothermal model five times at Rth, 1.1Rth, 1.2Rth,
1.3Rth and 1.4Rth respectively, which is time efficient. However, in the controlled ∆Tj tests,
this feedback affect do not appear. The comparison of these three different accumulation
method will be presented in the next chapter.
Notice that the thermal capacitance is assumed to keep constant in this work, which
might affect the accuracy of the simulation. In the simulation of a real system, a more
accurate thermal model, such as the one developed by Ian Swan [93], can always be used to
obtain more accurate results.
6.4 Conclusions
This chapter developed a die-attach solder fatigue damage model based on the Coffin-Manson
law and the statistical analysis of the power cycling data. Different cycle counting methods
are discussed and the rainflow method was selected. Two damage accumulation methods
have been discussed and compared. Most power module lifetime prediction models available
in the literature use Miner’s rule to accumulate damage linearly. This method does not
correlate well when compared with the experimental results. A more accurate nonlinear
accumulation method is promoted and its multi-level stress test shows a more conservative
lifetime estimation than the linear accumulation method.
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All the blocks in the lifetime estimation model have been demonstrated. Chapter 2
introduced the basic concept of the device switching model. Chapter 4 explained the config-
uration of the electrothermal model. This chapter derived the fatigue damage model from
the power cycling results listed in Chapter 5, introduced the cycle counting method and dam-
age accumulation method. Having presented each of these techniques, the inverter lifetime
prediction model can be implemented. A case study of inverter lifetime estimation for wind
energy application is designed in the next chapter to show an example of the implementation
of the inverter lifetime damage model.
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Chapter
7 Case Study: Wind Power Application
Previous chapters explained the techniques needed for the implementation of the inverter
lifetime damage model. These techniques are used in this chapter to demonstrate the appli-
cation of the model in a wind power system. After a careful configuration of this model, the
lifetime of the inverter can be estimated with a given wind speed profile. Due to the lack
of real system data, the lifetime model build in this chapter uses the same electrothermal
model and fatigue damage model developed from previous chapters. The same technique
can be used to simulate a real wind turbine system if required data is available.
7.1 Inverter Electrothermal Modelling for Wind Power
Application
The electrical energy generated from renewable sources cannot be sent to the grid until
it has been modified to the required conditions. Power converters are widely installed to
accomplish this task. There are several special operating conditions for the inverter used in
the wind power application. First of all, the voltage of DC bus which is involved in most
wind power converters is kept almost constant during normal operation [94]. Hence the input
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of the inverter can be considered as a constant DC voltage source. Secondly, its output is
connected to the grid which can be considered as a three-phase voltage source. This means
the load voltage is constant and the input power fluctuation due to the variation of wind
speed can only be represented by the inverter output current. Therefore, a current control
technique is needed to regulate the inverter output current according to the power generated
by the wind turbine.
7.1.1 Wind Power Generation System
There are many topologies available for the wind power generation system. They can be
sorted into three groups, the systems without power electronics, the systems with partially
rated power electronics, and the systems with fully rated power electronics. Fig. 7.1(a)
shows the system without power electronics, which normally uses induction generator to
work at a fixed rotation speed since its output frequency cannot be modified and need to
be the same as the grid frequency. The input power of this system is limited by the wind
turbine pitch control [95], therefore this type of system cannot optimise the utility of wind
energy. Furthermore, any fluctuation in wind speed naturally causes the mechanical power
of the turbine to vary. This could lead to the torque fluctuation of the turbine rotor and
stress the mechanical component such as gear box.
Fig. 7.1(b) shows a widely used system topology, doubly-fed induction generator (DFIG),
in the second category. Partially rated power converters are employed hence greatly improved
the system control performance. By using the DFIG, the system is able to operate at variable
rotor speed while the amplitude and frequency of the generated voltage remain constant.
This is achieved by adjusting the amplitude and frequency of the AC currents that fed
into the generator rotor windings. With the ability of variable speed operation, the torque
fluctuation at the mechanical component is reduced and more power can be generated from
wind energy. Furthermore, the power rating of the converter is about 30% of the nominal
generator output power, which saves the cost for power electronics and reduces the power
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Figure 7.1: Different topologies of wind power generation system. (a) topology without
power electronics, (b) topology with partially rated power electronics, (c) topology with
fully rated power electronics.
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Figure 7.2: Basic structure of wind power generation system.
loss during power conversion. However, the DFIG requires a complex power conversion and
control circuit and the slip rings used for the rotor excitation requires periodic maintenance,
which is not desirable for the off-shore operation.
Permanent magnet (PM) generator can be used to avoid the excitation circuit as well as
the slip rings. The topology of this system is shown in Fig. 7.1(c), which is sorted into the
third category. This system is able to operate at variable speed as well, but the amplitude
and frequency of the generator output voltage vary as the wind speed fluctuates. Hence
its power conversion unit needs to be the same rating as the generator. Furthermore, the
increasing cost of PM elements also limits the application of the PM generator. However,
this type of system eliminates the gear box and slip rings which have high failure rates, hence
improve its reliability.
This work focuses on the reliability prediction of power converters thus the PM gener-
ator topology is selected for the simulation due to its simplicity in control and electrical
circuit. The basic structure of such wind power generation system consists of the power
generation unit, the power conversion unit, and the load, as shown in Fig. 7.2. As the
DC bus voltage is kept almost constant, the output of the rectifier can be considered as a
constant voltage source, whose output current is determined by the output power of the PM
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Figure 7.3: Inverter input power curve.
generator. Therefore it is essential to obtain the output power variation due to the wind
speed fluctuation.
The output power of the PM generator depends on the power generated by the wind
turbine and the efficiency of the generator. The wind turbine output power is determined
by the wind speed and can be obtained from its power curve. The power curve of an
actual wind turbine (RES 1 MW) is scaled down to the power rating of the test modules
(SKM50GB123D), as shown in Fig. 7.3. The modified power curve is used as a LUT to
generate the wind turbine output power according to wind speed profile. The efficiency of
the power generation and conversion unit is assumed to be 90%. Since the DC bus voltage is
constant, the wind turbine output power can be used to derive the inverter output current.
Therefore the detailed modelling of the wind turbine, the generator, and the rectifier can be
neglected.
The main electrical circuit of the grid connected voltage source inverter model is designed
and shown in Fig. 7.4. This inverter model is similar to the general purpose inverter model
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Figure 7.4: PLECS model of the grid connected voltage source inverter.
introduced in chapter 4, with some small modifications on the circuit. The resistive load is
changed to a constant three phase AC voltage source which represents the ideal grid. The
DC bus voltage is set to be 800 V and the three phase grid voltage is set to be 220 V. The
capacitors are removed since they tend to short circuit the AC voltage source. Inductors (0.01
H) are used to ensure the current conducts continuously. They also work as filters to reduce
the harmonics generated by the inverter. When applying this model to a real application, the
ambient temperature may change, this can be modified by change the constant temperature
sources TCG in Fig. 7.4 to an variable temperature source which value is the recorded ambient
temperature.
7.1.2 Inverter Current Control Technique
Comparing the open loop voltage source PWM inverters, the inverter with close loop current
control offers the ability to control the instantaneous current waveform with high accuracy,
which gives the advantage of lower distortion and harmonic noise. There are three major
techniques used for controlling the output current of a voltage source inverter. They are
hysteresis control [96], ramp comparison [97] and predictive control [98].
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The hysteresis control is the simplest method among these three. Its principle is to
switch the inverter leg in the negative/positive direction when the corresponding current
is greater/less than the reference current by the hysteresis band. Therefore the hysteresis
band specifies the maximum current ripple. By applying this control method, the inverter
switching frequency varies over a fundamental inverter period which is not desirable for
eliminating the harmonics.
In the case of ramp comparison control, the current error is compared to a triangle
waveform. The inverter leg is switched in the positive/negative direction if the current error
is greater/less than the triangle waveform. Compared with the hysteresis controller, the ramp
controller change the constant hysteresis band to a fixed frequency triangle waveform and can
be thought of producing an sine-triangle PWM with the current error to be the modulating
function. Therefore the inverter switches at the frequency of the triangle waveform and
produces well defined harmonics. However, there is an inherent magnitude and phase error
between the reference current and line current.
The predictive current controller calculates the inverter output voltages that required
to force the measured load current to follow the reference current. Hence it needs more
calculations and requires a good knowledge of the system parameters. This controller offers
a constant inverter switching frequency and the best potential for precise current control [99],
hence it is selected in this work to control the inverter operation.
The key of the predictive current control strategy is to use the measured results of
previous switching cycle to estimate both the next inverter output voltage required to support
the reference current. According to Fig. 7.4, the voltage equation of this circuit can be
obtained as shown in Eqn. 7.1. Here, VO is the inverter output voltage, VL and IL are
the load voltage and current respectively as defined in this figure. Assuming the inverter
operates with a constant switching period (TS), Eqn. 7.1 can be written in a discrete form
during the switching period [n, n+1] as shown in Eqn. 7.2. Where VO ave[n] and VL ave[n]
are the average inverter output voltage and grid voltage over the switching period [n, n+1]
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respectively, IL[n + 1] and IL[n] are the instantaneous current at sampling point [n+1] and
[n] respectively. The aim of the controller is to force the load current at point [n+1] to be
equal to the reference current during the switching period [n, n+1]. Therefore the required
predictive average inverter output voltage is defined as shown in Eqn. 7.3, where Iref [n+ 1]
is the instantaneous reference current at sampling point [n+1].
VO = VL + L
dIL
dt
(7.1)
VO ave[n] = VL ave[n] + L
IL[n + 1]− IL[n]
TS
(7.2)
VO ave[n] = VL ave[n] + L
Iref [n + 1]− IL[n]
TS
(7.3)
In Eqn. 7.3, VL ave[n] and IL[n] are the unknown parameters that need to be calculated
from previous measurement. In order to predict the average grid voltage (VL ave[n]), the
change of the grid voltage during [n-2, n+1] is assumed to be linear. VL ave[n] can then be
estimated from previously measured voltages at sampling point [n-2] and [n-1] using simple
linear extrapolation, as illustrated in Fig. 7.5. The extrapolation result is shown in Eqn. 7.4.
While IL[n] can be estimated by adding the predicted current change during the switching
period [n-1, n] to the measured current at sampling point [n-1], as shown in Eqn. 7.5.
Substituting Eqns. 7.4 and 7.5 into 7.3, the required average inverter output voltage during
period [n, n+1] can be expressed as shown in Eqn. 7.6.
VL ave[n] = 2.5VL[n− 1]− 1.5VL[n− 2] (7.4)
IL[n] = IL[n− 1] + TS
L
(
VO ave[n− 1]− 3VL[n− 1]− VL[n− 2]
2
)
(7.5)
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Figure 7.5: Linear assumption of predictive current control.
VO ave[n] = 4VL[n− 1]− 2VL[n− 2]− VO ave[n− 1] + LIref [n + 1]− IL[n− 1]
TS
(7.6)
The control block of predictive controller is built by implementing Eqn. 7.6 in Matlab
Simulink, as shown in Fig. 7.6. There are four inputs for this controller. The inverter three-
phase output current (I3ph) and inverter phase a output voltage (Va) are measured from the
electrical simulation circuit as shown in Fig. 7.4. Angle refers to the grid phase angle (θ),
which is calculated from the simulation time. Assuming the phase angle is zero when the
simulation started, the phase angle can be calculated by the Matlab command as shown in
Eqn. 7.7, where fs is the grid frequency and ts is the simulation time. The amplitude of
Iref is estimated from the modified turbine power curve LUT, wind speed profile, and the
grid voltage. As shown in Fig. 7.6, the previous value of a parameter is calculated by phase
shifting. For example, VL[n− 1] and VL[n− 2] is calculated by shifting the current value of
VL back by a sampling period TS and 2TS respectively. The predictive current Iref [n+ 1] is
calculated by shifting its current value forward by TS. The desirable inverter output voltage
is calculated by applying Eqn. 7.6. The result is then transformed into the stationary frame
and is used as the input of the SVPWM generator. The predictive current control strategy
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Figure 7.6: Block diagram of the predictive controller build in Matlab Simulink.
will introduce a constant current phase delay (TS) [99]. However it is ignorable when the
switching frequency is much higher than the fundamental frequency.
θ = mod(2πfsts, 2π) (7.7)
7.1.3 Inverter Electrothermal Simulation
A modified inverter electrothermal model, which is based on the simulation technique in-
troduced in chapter 4, is used to simulate the IGBT junction temperature. Both the power
loss LUTs and the thermal models are kept the same as that in chapter 4. However, they
can be modified to fit a real inverter system for different applications. A wind speed profile
which is based on a real wind speed data is used as the input of this system, as shown in
Fig. 7.7(a). By applying the current control technique which reference current is estimated
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Figure 7.7: Simulation (a) input and (b) output.
from the wind speed, the IGBT junction temperature can be simulated and shown in Fig.
7.7(b). The simulation result shows that the IGBT junction temperature increases/decreases
as the wind speed increases/decreases. This is because more power is generated by the wind
turbine when the wind speed increases, which lead to a higher inverter current thus more
heat is dissipated by the IGBT. Furthermore, the wind fluctuations at higher speed (after
2000 s) could lead to greater temperature variations. This is because the power generated
from wind energy increases with the wind speed by a power relationship as shown in Fig.
7.3. The wind fluctuation at higher speed will cause a higher power fluctuation which could
lead to a greater IGBT junction temperature variation.
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The lifetime prediction of the voltage source inverter is based on the fatigue damage model
obtained from the power cycling test and the IGBT junction temperature profile generated
from the inverter electrothermal simulation. The temperature profile is modified, leaving only
the extreme points and then counted by the rainflow method. The damage caused by each
cycle is calculated by the fatigue damage model and is accumulated by linear and nonlinear
methods separately. The estimated result is compared and discussed. The necessity of the
feedback loop is discussed for both linear and nonlinear accumulation method.
7.2.1 Rainflow Cycle Counting of the Temperature Profile
The rainflow method is applied to count the number of cycles within one temperature profile.
The temperature profile is modified before the cycle counting process since only the extreme
points are needed. A matlab code is designed for this purpose and is presented in Appendix
C.1. The temperature profile before and after this modification is shown in Fig. 7.8. From
this figure it is clear that most characteristics of the original temperature profile can be
represented by the modified profile, including the temperature cycle and the time stamps
of the extreme points. The temperature cycles smaller than 1  are filtered in this process
since they are too small to cause plastic deformation.
Rainflow method is applied to the modified temperature profile to count the valid number
of cycles. As discussed in chapter 6, the temperature cycles less then 4  are discarded in
this process since they are in elastic deformation region. The counted cycles are sorted in a
histogram diagram according to their ∆Tj , as shown in Fig. 7.9(a). The number of cycles
to failure for each cycle is calculated and are accumulated based on the assumption that
damage accumulates linearly within one mission profile. The rainflow damage histogram is
then plotted as shown in Fig. 7.9(b). From this figure, it is clear that although the majority
temperature cycles are small, the damage caused by them only account for a very small
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Figure 7.8: (a) Original IGBT junction temperature profile and (b) extreme points of the
temperature profile.
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Figure 7.9: (a) Rainflow cycle counting results for one temperature profile and (b) the
damage caused by the temperature cycles within one profile.
portion. Most of the damage is caused by the temperature cycles with large ∆Tj . This
means that the inverter lifetime is dominated by the effects of the large temperature cycles.
7.2.2 Damage Accumulation
The damage accumulation method greatly affects the accuracy of the lifetime prediction.
Two methods are discussed in chapter 6. From the experimental results, it is clear that
the nonlinear method provides a better fit. Furthermore, according to the two-level stress
simulation, the nonlinear method gives a more conservative prediction. The temperature
profile shown in Fig. 7.7(b) consists of multi-level temperature cycles. The predicted lifetime
by the the two damage accumulation methods are compared and discussed in this section.
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The lifetime estimation according to Miner’s law is quite straightforward. Since the
damage accumulates linearly, the damage caused by each temperature profile is the same.
Hence the lifetime can be calculated from the number of mission profile it can survive.
Adding all the damage components in the rainflow damage histogram, the damage caused
by one temperature profile can be obtained as 2.3084× 10−6. Therefore, the device lifetime
can be estimated by Eqn. 7.8, where tm is the length of the temperature profile and Dm is
the damage caused by one profile.
Lifetime =
tm
Dm
=
2879 seconds
2.3084× 10−6 = 1.2472× 10
9 seconds = 39.5 years (7.8)
Applying the nonlinear accumulation method is a bit more complicated than the linear
method. The damage accumulation process is divided into two phases, crack initiation and
crack propagation. In the crack initiation phase, the damage is assumed to accumulate
linearly. While in the crack propagation phase, the nonlinear method is applied. The
threshold damage is 1×10−300, which is the minimum value that Matlab is able to calculate.
The counted cycles is analysed by the nonlinear accumulation code. The result shows that
it takes 74111 profiles for the crack initiation phase and 179461 profiles for the crack to
propagate to the critical failure length. Hence the lifetime can be estimated by Eqn. 7.9.
The temperature cycles within the profile are all based on normal operation, hence they
are smaller than that in the accelerated test. Therefore the damage caused by one mission
profile is smaller than the threshold and the crack initiation phase exists.
Lifetime = 2879 · (74111 + 179461) seconds = 730033788 seconds = 23.1 years (7.9)
Fig. 7.10 shows the characteristics of the nonlinear damage accumulation for the tem-
perature profile in crack propagation phase. The temperature profile consists of 29 cycles
with different ∆Tj . Hence the ∆r for each cycle are different, as shown in Fig. 7.10(c). The
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Figure 7.10: Damage accumulation of the temperature profile in crack propagation phase,
(a) damage accumulation, (b) damage per cycle, (c) ∆r per cycle, (d) variation of r during
the lifetime.
D-r curves of 29 cycles are different hence r varies for each cycle and gradually approaches
one along different curves, as shown in Fig. 7.10(d). Fig. 7.10(a) and (b) shows the similar
property as the two-level stress simulation. The damage accumulates faster as r approaches
one, since small temperature cycles could cause serious damage as the large temperature
cycles. Fig. 7.11 shows the damage throughout lifetime by different accumulation methods.
Clearly, the nonlinear accumulation method gives a more conservative prediction than the
linear method for the multi-level temperature profile. This is similar to the result of two-level
stress simulation.
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Figure 7.11: Damage accumulation throughout lifetime by the linear and nonlinear
methods.
7.2.3 Implementation of the Damage Feedback Loop
As fatigue damage accumulates, the thermal resistance of die-attach solder will increase
which leads to a higher junction temperature. This forms a positive feedback and will
accelerate the damage accumulation process. Hence ideally, the update of temperature
profile is necessary in order to obtain an accurate estimation. The effect of the thermal
resistance increase on the damage accumulation depends on how the damage accumulates.
As shown in Fig. 7.11, the linear damage accumulation method leads to a large proportion
of lifetime with high damage. While for the nonlinear method, the lifetime proportion with
high damage is much smaller since the slope of the damage increase is huge once it starts to
accumulate. Therefore, the increase of the thermal resistance affects the linear accumulation
much more than the nonlinear method.
In order to update of temperature profile, it is necessary to run the electrothermal sim-
ulation with increased thermal resistance, which is time consuming. Hence the update is
not desirable to be too frequent. 10% increase of the thermal resistance is selected as the
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Figure 7.12: Temperature profile with the initial and increased thermal resistance.
threshold. Hence, the inverter electrothermal simulation was run with initial Rth, 1.1Rth,
1.2Rth, 1.3Rth, and 1.4Rth respectively. With the increased thermal resistance, not only
the amplitude of temperature cycles were increased but also the number of cycles in the
plastic region might rises. Fig. 7.12 shows the temperature profiles with the initial and
increased thermal resistance. Table 7.1 shows the detail results of the lifetime estimation
with feedback loop. The simulation result agrees with the theoretical analysis, the maximum
junction temperature, the amplitude of temperature cycle, and the damage per temperature
profile increase with the rise of thermal resistance. Hence the lifetime corresponding to each
∆Rth region decreases. Fig. 7.13 shows the comparison of the three damage accumulation
methods. The total estimated lifetime of the linear method with feedback loop is 28.1 years
which is more conservative than the linear method without feedback loop but less conserva-
tive than the nonlinear method. The nonlinear method considers the feedback mechanism
(damage accumulates faster when approaching the end of device lifetime) and the lifetime
in high damage region is short, hence it is not necessary to apply the feedback loop to the
nonlinear method.
177
7.2 Inverter Lifetime Prediction
Table 7.1: Lifetime estimation with feedback loop. N indicates the number of cycles in one
profile and D indicates upper damage limit.
D N ∆Tjmax
Damage per
profile
Number
of profile
Lifetime
(years)
Rth 0.2 29 43.1  2.3084× 10−6 86640 7.9
1.1Rth 0.4 39 44.9  2.7912× 10−6 71654 6.5
1.2Rth 0.6 42 46.6  3.3578× 10−6 59563 5.4
1.3Rth 0.8 47 48.4  4.0182× 10−6 49774 4.5
1.4Rth 1.0 48 50.2  4.7830× 10−6 41815 3.8
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Figure 7.13: Comparison of the estimated lifetime with and without feedback loop.
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The inverter lifetime damage model is applied to a wind power application with a wind
speed profile based on real time measurements. The topologies of the wind power generation
system and the control strategy of the grid connected inverter were introduced and discussed.
The system with fully rated power semiconductors and the predictive current controller
was selected for the consideration of simplification and accuracy. The temperature profile
generated by the electrothermal simulation was analysed by the rainflow code to obtain the
number of valid cycles within one profile and their amplitudes.
Different damage accumulation methods have been used to estimate the inverter lifetime.
The nonlinear method gives a more conservative estimation than the linear method since
it considers the effect of thermal resistance increase with the rise of accumulated damage.
The five-step feedback loop was applied to the linear method and shows a more conservative
estimation than without the feedback loop. The nonlinear method shows a better fit with
the experimental data and a more conservative lifetime estimation, hence this method is
recommended. However, the nonlinear method needs more detailed experimental data to
extract xi which limits its application. The linear method is simpler to apply and widely used,
however the implementation of feedback loop is suggested to represent the physical based
mechanism (acceleration of damage accumulation) and obtain a more accurate estimation.
With this lifetime prediction model, it is possible to investigate the effect of wind profile on
inverter lifetime for different applications.
179
Chapter
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8.1 Conclusions
The power generated from different sources of renewable energy is irregular. In the case of
wind energy, the variable speed operation gives higher energy conversion rate but it also
generates variable frequency AC voltage. For the solar PV system, the generated voltage
is DC. This power need to be converted to an AC voltage with fixed frequency in order to
connect to the grid. Therefore, a power conversion unit is employed and its reliability is
important for the renewable energy systems. The aim of this work is to build an inverter
lifetime prediction model with physical meanings to replace the component before the failure
occurs. This technique is especially desirable for the systems whose reliability is critical,
such as off-shore wind farm. In order to obtain an accurate lifetime estimation, the following
techniques are needed: accurate inverter electrothermal model, device reliability data, cycle
counting method, and damage accumulation method.
The performance of a power electronic converter depends on the behavior of its semi-
conductor components. Physics based IGBT and diode models are introduced to obtain the
switching losses of the power module at different operating conditions. The model is fit-
180
8.1 Conclusions
ted to a selected IGBT module (SKM50GB123D) according to its datasheet and switching
waveforms. The accuracy of this model is shown by comparing the simulation results with
the experimental waveforms. The switching power loss LUTs are generated by running the
device models at different operating conditions. The IGBT module and heatsink thermal
network is extracted from their warming curves and followed by an optimisation procedure
to minimise the error between the simulation results and the experimental waveforms. The
inverter electrothermal model is built in PLECS which is a tool for high speed simulations
of power electronic systems in Matlab/Simulink. The power loss LUTs and the thermal
network of IGBT module are stored in a thermal description file and are accessed by PLECS
during the simulation for the thermal analysis.
The failure of IGBT modules are mainly caused by the fatigue damage of bond wire and
die-attach solder. Fatigue damage is an old but unsolved problem. The current technique of
estimating the power device lifetime due to fatigue damage is based on accelerated tests. A
power cycling rig is designed and built to obtain the reliability information of the selected
IGBT module. Two sets of accelerated test are designed to extract the coefficients of the
empirical based fatigue damage model. With the on-state voltage compensation technique,
the dominant failure mechanism is believed to be the solder fatigue since the IGBT on-state
voltage only starts to increase when its junction temperature increased greatly. From the
experimental results, it is clear that the IGBT module lifetime decreases with the increase
of ∆Tj . Furthermore, only the crack initiation is greatly temperature dependent, while the
propagation of crack is almost independent with ∆Tj . This means the damage caused by
large and small ∆Tj is similar when crack starts to propagate.
Different cycle counting methods are discussed and rainflow method is selected since it
is able to capture the most characteristics of a mission profile. The temperature profile
generated by the inverter electrothermal simulation is then analysed by the rainflow code to
count the number of cycles and their amplitudes within this profile.
Commonly used linear damage accumulation method is introduced and its low accuracy is
181
8.1 Conclusions
discussed. A nonlinear accumulation method is presented and shown to fit the experimental
data better. The physical meanings of the nonlinear method is discussed. The two-step stress
simulation shows that the nonlinear method tends to give a more conservative estimation
than the linear damage model. This agrees with the common conclusion that Miner’s law
always give a less conservative estimation. Also, the simulation result shows that the damage
caused by the same ∆Tj gradually increases while the IGBT module is approaching it’s
lifetime limit. Furthermore, the damage caused by larger ∆Tj is much greater than that
caused by smaller ∆Tj at the beginning of its lifetime and this difference gradually decreases
as the module approaching it’s end of life. This agrees with the experimental results observed
from the power cycling test. However, the nonlinear method requires more detailed reliability
data which is not always available. A feedback loop is designed to represent the increase of
the thermal resistance due to the damage accumulation hence a better estimation could be
obtained.
Finally, an application of the lifetime estimation model is implemented in a wind energy
generation system. A measurement based wind speed profile is used as the input of the
simulation. The electrothermal simulation result shows a reasonable junction temperature
variation with the wind speed fluctuation. Three damage accumulation methods are used to
estimate the inverter lifetime. The nonlinear method shows the most conservative estima-
tion while the linear method gives the least conservative estimation. Considering both the
fitting behavior of the experimental data and the simulation result, the nonlinear method is
recommended although it adds some complexities during the accumulation process. When
the detailed reliability information is not available, the linear method with feedback loop is
recommended to obtain a more accurate estimation.
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Table 8.1: The designed test conditions to investigate the effects of both temperature cycle
and mean temperature.
Tjmin Tjmax ∆Tj Tm Tcmax
Test1 50  130  80  90  110 
Test2 30  150  120  90  115 
Test3 30  110  80  70  95 
8.2 Suggestions for Further Work
8.2.1 Obtain More Power Cycling Data
Due to the time limitation, this work only investigated the main factor that affects the fatigue
damage, ∆Tj . However, Held [17] reported that the lifetime is also affected by the mean
value of the temperature cycle. At least one more set of test data is required to obtain the
lifetime dependence on mean temperature. The test conditions are listed in Table 8.1. This
can be estimated by keeping ∆Tj the same as test 1 while decreasing the mean temperature
from 90  to 70 , which is named Test 3 in the table.
The power cycling test under low temperature cycles are desired for the validation of
the fatigue damage model since the failure mechanisms for high cycle and low cycle might
be different as reported by Scheuerman [57]. More power cycling results could always help
improve the accuracy of the fatigue damage model hence give a more accurate lifetime
prediction. Furthermore, the power cycling results under low temperature cycles could be
used to improve the accuracy of the xi model, which at this stage is only suitable under high
temperature cycles.
Furthermore, the test device can be extended to SiC power MOSFETs. The SiC power
devices are developing rapidly and shows a better operation behavior than traditional Si
devices. The reliability investigation of such devices is important to boost their application
and would be the first time that has ever been carried out.
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8.2.2 Inverter Model Validation
The accuracy of the inverter electrothermal model depends on the accuracy of the power
loss LUTs and the thermal networks. Although they are proved separately, the implemented
inverter model is still not covered by the experimental result directly. Hence an inverter
test rig with the selected IGBT power modules could be built to validate its electrothermal
model. The IGBT junction temperature needs to be monitored by IC in realtime for a
certain mission profile. The same mission profile can be apply to the inverter model and
the corresponding temperature profile can be simulated. The accuracy of the inverter model
could be obtained by comparing the experimental results with the simulation profile.
8.2.3 Optimum Wind Turbine Control
According to the results of the electrothermal simulation as shown in Fig. 7.7, it is clear
that large temperature cycles tend to appear when the wind speed is fast. According to the
rainflow damage histogram, the accumulated damage is dominated by the large temperature
cycles. However, more power can be generated from wind energy when wind speed is high,
as shown in Fig. 7.3. Therefore, the operation strategy of the wind turbine can be optimised
by considering both the energy conversion efficiency and reliability to obtain a maximum
possible power generation. For example, when the reliability is poor and the time to next
possible maintenance is long, the wind turbine could work in a reduced power rate and stable
speed to achieve a longer lifetime.
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B Data Sheet of Selected IGBT Module
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Cies VGE = 0 – 3300 4000 pF
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Cres f = 1 MHz – 220 300 pF
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Eon
5)
Tj = 125 °C – 7 – mWs
Eoff
5)
– 4,5 – mWs
Diodes
8)
VF = VEC IF = 40 A VGE = 0 V; – 1,85(1,6) 2,2 V
VF = VEC IF = 50 A Tj = 25 (125) °C – 2,0(1,8) – V
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IRRM IF = 40 A; Tj = 25 (125) °C
2)
– 23(35) – A
Qrr IF = 40 A; Tj = 25 (125) °C
2)
– 2,3(7) – µC
Thermal Characteristics
Rthjc per IGBT – – 0,4 °C/W
Rthjc per diode – – 0,7 °C/W
Rthch per module – – 0,05 °C/W
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Tj = 125 °C
VCE = 600 V
VGE = + 15 V
RG = 27 Ω
1 pulse
TC = 25 °C
Tj < 150 °C
Tj < 150 °C
VGE = + 15 V
tsc < 10 µs
L < 25 nH
ICN = 40 A
Tj = 125 °C
VCE = 600 V
VGE = + 15 V
IC = 40 A
Tj < 150 °C
VGE = + 15 V
RGoff = 27 Ω
IC = 40 A
Fig. 1 Rated power dissipation Ptot = f (TC) Fig. 2 Turn-on /-off energy = f (IC)
Fig. 3 Turn-on /-off energy = f (RG) Fig. 4 Maximum safe operating area (SOA) IC = f (VCE)
Fig. 5 Turn-off safe operating area (RBSOA) Fig. 6 Safe operating area at short circuit IC = f (VCE)
0
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VCE[V]
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Note:
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Figure B.2: IGBT module SKM50GB123D datasheet page 2.
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Tj = 150 °C
VGE > 15 V
Pcond(t) = VCEsat(t) .I C(t)
VCEsat(t) = VCE(TO)(Tj) + rCE(Tj) .I C(t)
VCE(TO)(Tj) ≤ 1,5 + 0,002 (Tj - 25) [V]
typ.: rCE(Tj) = 0,02 + 0,00008 (Tj - 25) [Ω]
max.: rCE(Tj) = 0,03 + 0,00010 (Tj - 25) [Ω]
valid for VGE = + 15
+ 2
− 1
[ V] ; I C > 0,3 ICnom
Fig. 9 Typ. output characteristic, tp = 80 µs; 25 °C Fig. 10 Typ. output characteristic, tp = 80 µs; 125 °C
Fig. 11 Saturation characteristic (IGBT) Fig. 12 Typ. transfer characteristic, tp = 80 µs; VCE = 20 V
Calculation elements and equations
Fig. 8 Rated current vs. temperature IC = f (TC)
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VGE = 0 V
f = 1 MHZ
Tj = 125 °C
VCE = 600 V
VGE = + 15 V
IC = 40 A
induct. load
ICpuls = 50 A
Tj = 125 °C
VCE = 600 V
VGE = + 15 V
RGon = 27 Ω
RGoff = 27 Ω
induct. load
Fig. 15 Typ. switching times vs. IC Fig. 16 Typ. switching times vs. gate resistor RG
Fig. 17 Typ. CAL diode forward characteristic Fig. 18 Diode turn-off energy dissipation per pulse
Fig. 13 Typ. gate charge characteristic Fig. 14 Typ. capacitances vs.VCE
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This is an electrostatic discharge
sensitive device (ESDS). Please
observe the international standard
IEC 747-1, Chapter IX.
Eight devices are supplied in one
SEMIBOX A without mounting hard-
ware, which can be ordered separa-
tely under Ident No. 33321100
(for 10 SEMITRANS 2)
Larger packaging units of 20 or 42
pieces are used if suitable
Accessories → B 6 – 4.
SEMIBOX → C – 1.
Mechanical Data
Symbol Conditions Values Units
min. typ. max.
M1 to heatsink, SI Units (M6) 3 – 5 Nm
to heatsink, US Units 27 – 44 lb.in.
M2 for terminals, SI Units (M5) 2,5 – 5 Nm
for terminals US Units 22 – 44 lb.in.
a – – 5x9,81 m/s
2
w – – 160 g
Case outline and circuit diagrams
SKM 50 GAL 123 D
Case D 62 (→ D 61)
SEMITRANS 2
Case D 61
UL Recognized
File no. E 63 532
SKM 50 GB 123 D
Dimensions in mm
Figure B.6: IGBT module SKM50GB123D datasheet page 6.
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Appendix
C Matlab Codes
C.1 Find Extreme Points
function [ext, exttime] = sig2extforpowercycling(sig, dt)
% SIG2EXT - searches local extrema from time course (signal),
%
% function [ext, exttime] = sig2ext(sig, dt)
%
% SYNTAX
% sig2ext(sig)
% [ext]=sig2ext(sig)
% [ext,exttime]=sig2ext(sig)
% [ext,exttime]=sig2ext(sig, dt)
%
% OUTPUT
% EXT - found extrema from signal SIG,
% EXTTIME - option, time of extremum occurrence counted from
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% sampling time of DT course (in seconds).
% If no sampling time, DT = 1 is assumed.
%
% INPUT
% SIG - required, time course of loading,
% DT - option, descripion as above, scalar or vector of
% the same length as SIG,
%
% The function caused without an output draws a course graph with
% the searched extrema.
%
error(nargchk(1,2,nargin))
% Output exttime when there are 2 output or no output
TimeAnalize=(nargout==0)|(nargout==2);
% If no sampling time, dt=1 is assumed; else set dt=dt’
if nargin==1,
dt=1;
else
dt=dt(:);
end
% sig=sig’
sig=sig(:);
%remove the point which is bigger than previous point and smaller than latter point
w1=diff(sig);
w=logical([1;(w1(1:end-1).*w1(2:end))<=0;1]);
ext=sig(w);
if TimeAnalize,
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if length(dt)==1,
exttime=(find(w==1)-1).*dt;
else
exttime=dt(w);
end
end
%remove the ext point which is equal to both previous and next ext point
w1=diff(ext);
w= logical([0; w1(1:end-1)==0 & w1(2:end)==0; 0]);
ext=ext(w);
if TimeAnalize,
exttime=exttime(w);
end
%remove the ext point which is equal to previous ext point
%for example sig=1 2 3 3 2 1, ext=1 3 1, exttime=0 2.5 5
w= logical([0; ext(1:end-1)==ext(2:end)]);
ext=ext(w);
if TimeAnalize,
w1=(exttime(2:end)-exttime(1:end-1))./2;
exttime=[exttime(1:end-1)+w1.* w(2:end); exttime(end)];
exttime=exttime(w);
end
if length(ext)>2,
w1=diff(ext);
w=logical([1; w1(1:end-1).*w1(2:end)<0; 1]);
ext=ext(w);
if TimeAnalize,
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exttime=exttime(w);
end
end
%remove the point which differences between it and both of its adjacent points are less
%than 1 (or whatever value which is elastic deformation, need calculation)
w1=diff(ext);
w= logical([0;abs(w1(1:end-1)<1).*abs(w1(2:end)<1);0]);
ext=ext(w);
if TimeAnalize,
exttime=exttime(w);
end
if nargout==0,
if length(dt)==1,
dt=(0:length(sig)-1).*dt;
end
plot(dt,sig,’b’,exttime,ext,’ro’)
legend(’SIGNAL’,’EXTREMA’)
xlabel(’time’)
ylabel(’signal & extrema’)
clear ext exttime
end
C.2 Locate Switching Start/End Point
prm SKM50GB;
sim name = ’system induct bk’;
sVL=400;
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sIL=50;
sTij=273+130;
sTdj=273+130;
sRg=27;
prm(op ,VL ,base :current ) = sVL;
prm(op ,IL ,base :current ) = sIL;
d T = sTdj; i T = sTij;
prm(gate ,Rg ,base :current ) = sRg;
[timeout,xout,yout] = sim(sim name,[]);
sVak = -yout(:,5);
sVce = yout(:,3);
sIc = yout(:,4);
sVge = yout(:,2);
sIg = yout(:,9);
sVgo = yout(:,10);
sIa = yout(:,6);
sPi = yout(:,11);
sPd = yout(:,12);
sEi = yout(:,7);
sEd = yout(:,8);
% ti1 is the IGBT switch on process starting point
for ti1=1:length(sPi)
if yout(ti1,1)>=time1
break
end
end
% ti3 is the IGBT switch off process starting point
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for ti3=ti1:length(sPi)
if yout(ti3,1)>=time3
break
end
end
for mid1=ti1:ti3
if yout(mid1,1)>=2.5e-5
break
end
end
for mid2=ti3:length(sPi)
if yout(mid2,1)>=3.9e-5
break
end
end
if sPi(mid1)>sPi(mid2)
ref=mid1;
else
ref=mid2;
end
% ti2 is the IGBT switch on process finish point
[ext,exttime]=sig2ext(sPi(ti1:mid1),ti1:mid1);
[max ext,index]=max(ext);
for x=index:2:(length(ext)-1)
if ext(x)<=1.5*sPi(ref)
break
end
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end
ti2=exttime(x);
if ext(x)>1.5*sPi(ref)
for ti2=exttime(x):ti3
if sPi(ti2)<=1.5*sPi(ref)
break
end
end
end
figure(1)
plot(yout(exttime,1),ext,’rx’)
hold on
% ti4 is the IGBT switch off process finish point
[ext,exttime]=sig2ext(sPi(ti3:mid2),ti3:mid2);
[max ext,index]=max(ext);
for x=index:2:(length(ext)-1)
if ext(x)<=1.5*sPi(ref)
break
end
end
ti4=exttime(x);
if ext(x)>1.5*sPi(ref)
for ti4=exttime(x):length(sPi)
if sPi(ti4)<=1.5*sPi(ref)
break
end
end
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end
plot(yout(exttime,1),ext,’rx’)
% td1 is the Diode switch off process starting point
td1=ti1;
% td3 is the Diode switch on process starting point
td3=ti3;
if sPd(mid1)>sPd(mid2)
ref=mid1;
else
ref=mid2;
end
% td2 is the Diode switch off process finish point
[ext,exttime]=sig2ext(sPd(td1:mid1),td1:mid1);
[max ext,index]=max(ext);
for x=index:2:(length(ext)-1)
if ext(x)<=1.5*sPd(ref)
break
end
end
td2=exttime(x);
if ext(x)>1.5*sPd(ref)
for td2=exttime(x):td3
if sPd(td2)<=1.5*sPd(ref)
break
end
end
end
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figure(2)
plot(yout(exttime,1),abs(ext),’rx’)
hold on
% td4 is the Diode switch on process finish point
[ext,exttime]=sig2ext(sPd(td3:mid2),td3:mid2);
[max ext,index]=max(ext);
for x=index:2:(length(ext)-1)
if ext(x)<=1.5*sPd(ref)
break
end
end
td4=exttime(x);
if ext(x)>1.5*sPd(ref)
for td4=exttime(x):length(sPd)
if sPd(td4)<=1.5*sPd(ref)
break
end
end
end
plot(yout(exttime,1),abs(ext),’rx’)
C.3 Rainflow Cycle Counting Code
figure
subplot(2,1,1)
plot(Temperatures(:,1),Temperatures(:,2))
sig=Temperatures(:,2);
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%Rainflow method
[ext,exttime]=sig2extforpowercycling(sig,Temperatures(:,1)); %find extreme points of sig-
nal
subplot(2,1,2)
plot(exttime,ext);
N=length(ext); % Number of extreme values
j=0; i=1;
for index=1:N
j=j+1;
%Read next ext point, if there are less than 3 points, read next ext point.
a(j)=ext(index);
%if X<Y, read next ext point, if X>=Y, go to next step
while (j>=3)&&(abs(a(j-1)-a(j-2))<=abs(a(j)-a(j-1)))
DeltaT=abs(a(j-1)-a(j-2));
switch(j)
%if j=3 the while loop is finishing, go to for loop and read new ext point
case 3
mean=(a(1)+a(2))/2;
a(1)=a(2); %discard a(1)
a(2)=a(3);
j=2; %read a(3) in the next round
if DeltaT>4 %discard the cycle which deltaT<4
output(1,i)=DeltaT;
output(2,i)=mean;
output(3,i)=0.5; %count as half cycle
i=i+1;
end
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otherwise %if j>3 the while loop will continue
mean=(a(j-1)+a(j-2))/2;
a(j-2)=a(j);
j=j-2;
if DeltaT>4
output(1,i)=DeltaT;
output(2,i)=mean;
output(3,i)=1.0;
i=i+1;
end
end
end
end
%Count each range that has not been previously counted as one-half cycle.
for index=1:j-1
DeltaT=abs(a(index)-a(index+1));
mean=(a(index)+a(index+1))/2;
if DeltaT>4
output(1,i)=DeltaT;
output(2,i)=mean;
output(3,i)=0.5;
i=i+1;
end
end
halfcycle=find(output(3,:)==0.5);
x=10;
[N1 x]=hist(output(1,:),x);
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if isempty(halfcycle),
[N2 x]=hist(output(1,halfcycle),x); % only for half-cycle
N1=N1-0.5*N2;
end
Damage(1:length(x))=0;
step=x(2)-x(1);
for i=1:length(output(1,:))
cx=round((output(1,i)-x(1))/step)+1; %calculate which zone the point is in
if cx>length(x) %the point is in the largest zone
cx=length(x);
elseif cx<1 %the point is in the lowest zone
cx=1;
end
Damage(cx)=Damage(cx)+output(3,i)/(0.5*(output(1,i)/871.9)∧-4.512);
end
%plot bar chart
figure
subplot(2,1,1)
bar(x,N1,1);
title(’Rain Flow Counting Histogram’)
xlabel(’DeltaT’);
ylabel([’N: ’ num2str(sum(N1)) ...
’ (’ num2str(sum(N2)/2) ’ from half-cycles)’]);
subplot(2,1,2)
bar(x,Damage,1);
title(’Rain Flow Damage Histogram’)
xlabel(’DeltaT’);
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ylabel(’Damage’);
sum(Damage)
C.4 Nonlinear Damage Accumulation Code
a=2.377e13;
b=-4.4457;
c=1.7636e9;
d=-4.2067;
k=1;
UnitR=0;
D1=0;
% Calculate the D and r accumulated in one mission profile
for i=1:length(output(1,:))
Deltar(i)=output(3,i)/a/output(1,i)∧b; % r per cycle
x(i)=c*output(1,i)∧d;
if i==1
r(i)=Deltar(i);
else
r(i)=D1(i-1)∧(1/x(i))+Deltar(i); % accumulated r in one mission profile
end
DeltaD(i)=x(i)*(r(i))∧(x(i)-1)*Deltar(i);
D1(i)=sum(DeltaD); % Damage at r
end
% If the accumulated D is smaller than the threshold, it is in crack initiation
% phase, calculate the number of mission profile needed to accumulate
% damage to the threshold.
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threshold=1e-300;
if sum(D1)<threshold
xmin=c*max(output(1,:))∧d;
r Initial=threshold∧(1/xmin);
UnitR=sum(Deltar);
MP Initial=ceil(r Initial/UnitR);
Damage=threshold;
D2=threshold;
else
MP Initial=0;
Damage=0;
D2=0;
end
j=2;
MP Propagation=0;
% Accumulate damage in crack propagation phase.
while(Damage<1)
for i=1:length(output(1,:))
Deltar(j)=output(3,i)/a/output(1,i)∧b; % r per cycle
x=c*output(1,i)∧d;
if MP Initial==0
R(j)=Deltar(j);
DeltaD(j)=R(j)∧x;
D2(j)=DeltaD(j);
else
R(j)=D2(j-1)∧(1/x);
DeltaD(j)=x*R(j)∧(x-1)*Deltar(j);
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D2(j)=D2(j-1)+DeltaD(j);
end
Damage=D2(j);
j=j+1;
if Damage>=1
break
end
end
MP Propagation=MP Propagation+1;
end
MP=MP Initial+MP Propagation;
Year=2879*MP/3600/24/365;
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D Power Cycling Rig
D.1 Control Flow Chart Diagram of Thermal Network
Extraction Test
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Figure D.1: Control flow chart diagram of thermal network extraction test.
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D.2 I/O List of Data Acquisition System
Table D.1: I/O list of data acquisition system
Signals Signal type Data type I/O allocation
V0 - V7 voltage AI AI0 - AI7
V8 - V15 voltage AI AI32 - AI39
V16 - V22 voltage AI AI56 - AI62
Vt1 - Vt8 voltage AI AI16 - AI23
Vt9 - Vt14 voltage AI AI50 - AI55
Vt15 - Vt22 voltage AI AI63 - AI70
Tc1 - Tc8 temperature AI AI8 - AI15
Tc9 - Tc16 temperature AI AI24 - AI31
Tc17 - Tc24 temperature AI AI40 - AI47
Ic voltage AI AI49
Twin temperature AI AI72
Twout temperature AI AI73
Water flow rate
voltage
(frequency)
AI AI48
IGBT gate drive
control
boolean DO P0.0
Cooling valve
control
boolean DO P0.1
Bypass valve
control
boolean DO P0.2
Power supply
control
boolean DO P0.4
Remote current
control
analoge voltage DO AO0
Remote voltage
control
analoge voltage DO AO1
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Figure D.2: Circuit diagram of the DMH.
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